tsunami-o3-dual.py (8801:1a84c6a81299) tsunami-o3-dual.py (8833:2870638642bd)
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 71 unchanged lines hidden (view full) ---

80system.iocache.cpu_side = system.iobus.port
81system.iocache.mem_side = system.membus.port
82
83
84#connect up the l2 cache
85system.l2c = L2(size='4MB', assoc=8)
86system.l2c.cpu_side = system.toL2Bus.port
87system.l2c.mem_side = system.membus.port
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 71 unchanged lines hidden (view full) ---

80system.iocache.cpu_side = system.iobus.port
81system.iocache.mem_side = system.membus.port
82
83
84#connect up the l2 cache
85system.l2c = L2(size='4MB', assoc=8)
86system.l2c.cpu_side = system.toL2Bus.port
87system.l2c.mem_side = system.membus.port
88system.l2c.num_cpus = 2
89
90#connect up the cpu and l1s
91for c in cpus:
92 c.addPrivateSplitL1Caches(L1(size = '32kB', assoc = 1),
93 L1(size = '32kB', assoc = 4))
94 # connect cpu level-1 caches to shared level-2 cache
95 c.connectAllPorts(system.toL2Bus, system.membus)
96 c.clock = '2GHz'
97
98root = Root(full_system=True, system=system)
99m5.ticks.setGlobalFrequency('1THz')
100
88
89#connect up the cpu and l1s
90for c in cpus:
91 c.addPrivateSplitL1Caches(L1(size = '32kB', assoc = 1),
92 L1(size = '32kB', assoc = 4))
93 # connect cpu level-1 caches to shared level-2 cache
94 c.connectAllPorts(system.toL2Bus, system.membus)
95 c.clock = '2GHz'
96
97root = Root(full_system=True, system=system)
98m5.ticks.setGlobalFrequency('1THz')
99