| t1000-simple-atomic.py (9835:cc7a7fc71c42) | t1000-simple-atomic.py (10904:532f423d6760) |
|---|---|
| 1# Copyright (c) 2007 The Regents of The University of Michigan 2# All rights reserved. 3# 4# Redistribution and use in source and binary forms, with or without 5# modification, are permitted provided that the following conditions are 6# met: redistributions of source code must retain the above copyright 7# notice, this list of conditions and the following disclaimer; 8# redistributions in binary form must reproduce the above copyright --- 17 unchanged lines hidden (view full) --- 26# 27# Authors: Ali Saidi 28 29import m5 30from m5.objects import * 31m5.util.addToPath('../configs/common') 32import FSConfig 33 | 1# Copyright (c) 2007 The Regents of The University of Michigan 2# All rights reserved. 3# 4# Redistribution and use in source and binary forms, with or without 5# modification, are permitted provided that the following conditions are 6# met: redistributions of source code must retain the above copyright 7# notice, this list of conditions and the following disclaimer; 8# redistributions in binary form must reproduce the above copyright --- 17 unchanged lines hidden (view full) --- 26# 27# Authors: Ali Saidi 28 29import m5 30from m5.objects import * 31m5.util.addToPath('../configs/common') 32import FSConfig 33 |
| 34system = FSConfig.makeSparcSystem('atomic') | 34try: 35 system = FSConfig.makeSparcSystem('atomic') 36except IOError as e: 37 skip_test(reason=str(e)) 38 |
| 35system.voltage_domain = VoltageDomain() 36system.clk_domain = SrcClockDomain(clock = '1GHz', 37 voltage_domain = system.voltage_domain) 38system.cpu_clk_domain = SrcClockDomain(clock = '1GHz', 39 voltage_domain = system.voltage_domain) 40cpu = AtomicSimpleCPU(cpu_id=0, clk_domain = system.cpu_clk_domain) 41system.cpu = cpu 42# create the interrupt controller --- 13 unchanged lines hidden --- | 39system.voltage_domain = VoltageDomain() 40system.clk_domain = SrcClockDomain(clock = '1GHz', 41 voltage_domain = system.voltage_domain) 42system.cpu_clk_domain = SrcClockDomain(clock = '1GHz', 43 voltage_domain = system.voltage_domain) 44cpu = AtomicSimpleCPU(cpu_id=0, clk_domain = system.cpu_clk_domain) 45system.cpu = cpu 46# create the interrupt controller --- 13 unchanged lines hidden --- |