79a80,82
> # create the interrupt controller
> cpu.createInterruptController()
>
83,84c86
< cpu.icache_port = system.ruby._cpu_ruby_ports[i].port
< cpu.dcache_port = system.ruby._cpu_ruby_ports[i].port
---
> cpu.connectAllPorts(system.ruby._cpu_ruby_ports[i])