Deleted Added
sdiff udiff text old ( 10519:7a3ad4b09ce4 ) new ( 10524:fff17530cef6 )
full compact
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 57 unchanged lines hidden (view full) ---

66
67nb_cores = 4
68cpus = [ TimingSimpleCPU(cpu_id=i) for i in xrange(nb_cores) ]
69
70# overwrite the num_cpus to equal nb_cores
71options.num_cpus = nb_cores
72
73# system simulated
74system = System(cpu = cpus, clk_domain = SrcClockDomain(clock = '1GHz'))
75
76# Create a seperate clock domain for components that should run at
77# CPUs frequency
78system.cpu.clk_domain = SrcClockDomain(clock = '2GHz')
79
80Ruby.create_system(options, False, system)
81
82# Create a separate clock domain for Ruby

--- 22 unchanged lines hidden ---