rubytest-ruby.py (9841:69c158420c51) rubytest-ruby.py (10120:f5ceb3c3edb6)
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# Copyright (c) 2009 Advanced Micro Devices, Inc.
3# All rights reserved.
4#
5# Redistribution and use in source and binary forms, with or without
6# modification, are permitted provided that the following conditions are
7# met: redistributions of source code must retain the above copyright
8# notice, this list of conditions and the following disclaimer;

--- 78 unchanged lines hidden (view full) ---

87system.mem_ranges = AddrRange('256MB')
88
89Ruby.create_system(options, system)
90
91# Create a separate clock domain for Ruby
92system.ruby.clk_domain = SrcClockDomain(clock = '1GHz',
93 voltage_domain = system.voltage_domain)
94
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# Copyright (c) 2009 Advanced Micro Devices, Inc.
3# All rights reserved.
4#
5# Redistribution and use in source and binary forms, with or without
6# modification, are permitted provided that the following conditions are
7# met: redistributions of source code must retain the above copyright
8# notice, this list of conditions and the following disclaimer;

--- 78 unchanged lines hidden (view full) ---

87system.mem_ranges = AddrRange('256MB')
88
89Ruby.create_system(options, system)
90
91# Create a separate clock domain for Ruby
92system.ruby.clk_domain = SrcClockDomain(clock = '1GHz',
93 voltage_domain = system.voltage_domain)
94
95assert(options.num_cpus == len(system.ruby._cpu_ruby_ports))
95assert(options.num_cpus == len(system.ruby._cpu_ports))
96
97#
98# The tester is most effective when randomization is turned on and
99# artifical delay is randomly inserted on messages
100#
101system.ruby.randomization = True
102
96
97#
98# The tester is most effective when randomization is turned on and
99# artifical delay is randomly inserted on messages
100#
101system.ruby.randomization = True
102
103for ruby_port in system.ruby._cpu_ruby_ports:
103for ruby_port in system.ruby._cpu_ports:
104 #
105 # Tie the ruby tester ports to the ruby cpu read and write ports
106 #
107 if ruby_port.support_data_reqs:
108 tester.cpuDataPort = ruby_port.slave
109 if ruby_port.support_inst_reqs:
110 tester.cpuInstPort = ruby_port.slave
111

--- 15 unchanged lines hidden --- 		104 #
105 # Tie the ruby tester ports to the ruby cpu read and write ports
106 #
107 if ruby_port.support_data_reqs:
108 tester.cpuDataPort = ruby_port.slave
109 if ruby_port.support_inst_reqs:
110 tester.cpuInstPort = ruby_port.slave
111

--- 15 unchanged lines hidden ---