realview-o3.py (8839:eeb293859255) realview-o3.py (8876:44f8e7bb7fdf)
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 74 unchanged lines hidden (view full) ---

83#connect up the l2 cache
84system.l2c = L2(size='4MB', assoc=8)
85system.l2c.cpu_side = system.toL2Bus.master
86system.l2c.mem_side = system.membus.slave
87
88#connect up the cpu and l1s
89cpu.addPrivateSplitL1Caches(L1(size = '32kB', assoc = 1),
90 L1(size = '32kB', assoc = 4))
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 74 unchanged lines hidden (view full) ---

83#connect up the l2 cache
84system.l2c = L2(size='4MB', assoc=8)
85system.l2c.cpu_side = system.toL2Bus.master
86system.l2c.mem_side = system.membus.slave
87
88#connect up the cpu and l1s
89cpu.addPrivateSplitL1Caches(L1(size = '32kB', assoc = 1),
90 L1(size = '32kB', assoc = 4))
91# create the interrupt controller
92cpu.createInterruptController()
91# connect cpu level-1 caches to shared level-2 cache
92cpu.connectAllPorts(system.toL2Bus, system.membus)
93cpu.clock = '2GHz'
94
95root = Root(full_system=True, system=system)
96m5.ticks.setGlobalFrequency('1THz')
97
93# connect cpu level-1 caches to shared level-2 cache
94cpu.connectAllPorts(system.toL2Bus, system.membus)
95cpu.clock = '2GHz'
96
97root = Root(full_system=True, system=system)
98m5.ticks.setGlobalFrequency('1THz')
99