memtest-ruby.py (6919:dd45a54732aa) | memtest-ruby.py (6928:5bd33f7c26ea) |
---|---|
1# Copyright (c) 2006-2007 The Regents of The University of Michigan | 1# Copyright (c) 2006-2007 The Regents of The University of Michigan |
2# Copyright (c) 2010 Advanced Micro Devices, Inc. |
|
2# All rights reserved. 3# 4# Redistribution and use in source and binary forms, with or without 5# modification, are permitted provided that the following conditions are 6# met: redistributions of source code must retain the above copyright 7# notice, this list of conditions and the following disclaimer; 8# redistributions in binary form must reproduce the above copyright 9# notice, this list of conditions and the following disclaimer in the --- 48 unchanged lines hidden (view full) --- 58parser.add_option("--l2_assoc", type="int", default=2) 59 60execfile(os.path.join(config_root, "configs/common", "Options.py")) 61 62(options, args) = parser.parse_args() 63 64#MAX CORES IS 8 with the fals sharing method 65nb_cores = 8 | 3# All rights reserved. 4# 5# Redistribution and use in source and binary forms, with or without 6# modification, are permitted provided that the following conditions are 7# met: redistributions of source code must retain the above copyright 8# notice, this list of conditions and the following disclaimer; 9# redistributions in binary form must reproduce the above copyright 10# notice, this list of conditions and the following disclaimer in the --- 48 unchanged lines hidden (view full) --- 59parser.add_option("--l2_assoc", type="int", default=2) 60 61execfile(os.path.join(config_root, "configs/common", "Options.py")) 62 63(options, args) = parser.parse_args() 64 65#MAX CORES IS 8 with the fals sharing method 66nb_cores = 8 |
66cpus = [ MemTest() for i in xrange(nb_cores) ] | |
67 | 67 |
68# ruby does not support atomic, functional, or uncacheable accesses 69cpus = [ MemTest(atomic=False, percent_functional=0, \ 70 percent_uncacheable=0) \ 71 for i in xrange(nb_cores) ] 72 |
|
68# overwrite options.num_cpus with the nb_cores value 69options.num_cpus = nb_cores 70 71# system simulated 72system = System(cpu = cpus, 73 funcmem = PhysicalMemory(), 74 physmem = PhysicalMemory()) 75 --- 10 unchanged lines hidden (view full) --- 86 cpus[i].functional = system.funcmem.port 87 88# ----------------------- 89# run simulation 90# ----------------------- 91 92root = Root(system = system) 93root.system.mem_mode = 'timing' | 73# overwrite options.num_cpus with the nb_cores value 74options.num_cpus = nb_cores 75 76# system simulated 77system = System(cpu = cpus, 78 funcmem = PhysicalMemory(), 79 physmem = PhysicalMemory()) 80 --- 10 unchanged lines hidden (view full) --- 91 cpus[i].functional = system.funcmem.port 92 93# ----------------------- 94# run simulation 95# ----------------------- 96 97root = Root(system = system) 98root.system.mem_mode = 'timing' |
99 100# Not much point in this being higher than the L1 latency 101m5.ticks.setGlobalFrequency('1ns') |
|