1# Copyright (c) 2012-2013 ARM Limited
2# All rights reserved.
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license

--- 207 unchanged lines hidden (view full) ---

216 """Basic full system builder."""
217
218 def __init__(self, **kwargs):
219 BaseSystem.__init__(self, **kwargs)
220
221 def init_system(self, system):
222 BaseSystem.init_system(self, system)
223
224 # create the iocache, which by default runs at the system clock
225 system.iocache = IOCache(addr_ranges=system.mem_ranges)
226 system.iocache.cpu_side = system.iobus.master
227 system.iocache.mem_side = system.membus.slave
228
229 def create_root(self):
230 system = self.create_system()
231 m5.ticks.setGlobalFrequency('1THz')

--- 34 unchanged lines hidden ---