1# Copyright (c) 2012-2013 ARM Limited
2# All rights reserved.
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license

--- 60 unchanged lines hidden (view full) ---

69 checker -- Set to True to add checker CPUs
70 """
71 self.mem_mode = mem_mode
72 self.mem_class = mem_class
73 self.cpu_class = cpu_class
74 self.num_cpus = num_cpus
75 self.checker = checker
76
77 def create_cpus(self):
78 """Return a list of CPU objects to add to a system."""
79 cpus = [ self.cpu_class(cpu_id=i, clock='2GHz')
80 for i in range(self.num_cpus) ]
81 if self.checker:
82 for c in cpus:
83 c.addCheckerCpu()
84 return cpus
85
86 def create_caches_private(self, cpu):
87 """Add private caches to a CPU.

--- 8 unchanged lines hidden (view full) ---

96 """Add shared caches to a system.
97
98 Arguments:
99 system -- System to work on.
100
101 Returns:
102 A bus that CPUs should use to connect to the shared cache.
103 """
104 system.toL2Bus = CoherentBus(clock='2GHz')
105 system.l2c = L2Cache(clock='2GHz', size='4MB', assoc=8)
106 system.l2c.cpu_side = system.toL2Bus.master
107 system.l2c.mem_side = system.membus.slave
108 return system.toL2Bus
109
110 def init_cpu(self, system, cpu, sha_bus):
111 """Initialize a CPU.
112
113 Arguments:

--- 15 unchanged lines hidden (view full) ---

129 system.vm = KvmVM()
130
131 def init_system(self, system):
132 """Initialize a system.
133
134 Arguments:
135 system -- System to initialize.
136 """
137 system.clock = '1GHz'
138 system.cpu = self.create_cpus()
139
140 if _have_kvm_support and \
141 any([isinstance(c, BaseKvmCPU) for c in system.cpu]):
142 self.init_kvm(system)
143
144 sha_bus = self.create_caches_shared(system)
145 for cpu in system.cpu:
146 self.init_cpu(system, cpu, sha_bus)
147
148 @abstractmethod
149 def create_system(self):
150 """Create an return an initialized system."""
151 pass
152
153 @abstractmethod
154 def create_root(self):
155 """Create and return a simulation root using the system

--- 83 unchanged lines hidden (view full) ---

239
240class BaseFSSwitcheroo(BaseFSSystem):
241 """Uniprocessor system prepared for CPU switching"""
242
243 def __init__(self, cpu_classes, **kwargs):
244 BaseFSSystem.__init__(self, **kwargs)
245 self.cpu_classes = tuple(cpu_classes)
246
247 def create_cpus(self):
248 cpus = [ cclass(cpu_id=0, clock='2GHz', switched_out=True)
249 for cclass in self.cpu_classes ]
250 cpus[0].switched_out = False
251 return cpus