1# Copyright (c) 2012, 2017 ARM Limited
2# All rights reserved.
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license
9# terms below provided that you ensure that this notice is replicated

--- 31 unchanged lines hidden (view full) ---

41from m5.proxy import *
42m5.util.addToPath('../configs/')
43from common import FSConfig
44from common.Caches import *
45from base_config import *
46from common.cores.arm.O3_ARM_v7a import *
47from common.Benchmarks import SysConfig
48
49class ArmSESystemUniprocessor(BaseSESystemUniprocessor):
50 """Syscall-emulation builder for ARM uniprocessor systems.
51
52 A small tweak of the syscall-emulation builder to use more
53 representative cache configurations.
54 """
55
56 def __init__(self, **kwargs):

--- 33 unchanged lines hidden (view full) ---

90 sc, False, ruby=self.use_ruby)
91
92 # We typically want the simulator to panic if the kernel
93 # panics or oopses. This prevents the simulator from running
94 # an obviously failed test case until the end of time.
95 system.panic_on_panic = True
96 system.panic_on_oops = True
97
98 self.init_system(system)
99 return system
100
101class LinuxArmFSSystem(LinuxArmSystemBuilder,
102 BaseFSSystem):
103 """Basic ARM full system builder."""
104
105 def __init__(self, machine_type='VExpress_EMM', **kwargs):

--- 36 unchanged lines hidden ---