SConscript (9435:e7c4f86ffa40) SConscript (9447:156f74caf0d4)
1# -*- mode:python -*-
2
3# Copyright (c) 2004-2006 The Regents of The University of Michigan
4# All rights reserved.
5#
6# Redistribution and use in source and binary forms, with or without
7# modification, are permitted provided that the following conditions are
8# met: redistributions of source code must retain the above copyright

--- 287 unchanged lines hidden (view full) ---

296configs = []
297if env['TARGET_ISA'] == 'alpha':
298 configs += ['tsunami-simple-atomic',
299 'tsunami-simple-timing',
300 'tsunami-simple-atomic-dual',
301 'tsunami-simple-timing-dual',
302 'twosys-tsunami-simple-atomic',
303 'tsunami-o3', 'tsunami-o3-dual',
1# -*- mode:python -*-
2
3# Copyright (c) 2004-2006 The Regents of The University of Michigan
4# All rights reserved.
5#
6# Redistribution and use in source and binary forms, with or without
7# modification, are permitted provided that the following conditions are
8# met: redistributions of source code must retain the above copyright

--- 287 unchanged lines hidden (view full) ---

296configs = []
297if env['TARGET_ISA'] == 'alpha':
298 configs += ['tsunami-simple-atomic',
299 'tsunami-simple-timing',
300 'tsunami-simple-atomic-dual',
301 'tsunami-simple-timing-dual',
302 'twosys-tsunami-simple-atomic',
303 'tsunami-o3', 'tsunami-o3-dual',
304 'tsunami-inorder']
304 'tsunami-inorder',
305 'tsunami-switcheroo-full']
305if env['TARGET_ISA'] == 'sparc':
306 configs += ['t1000-simple-atomic',
307 't1000-simple-timing']
308if env['TARGET_ISA'] == 'arm':
309 configs += ['simple-atomic-dummychecker',
310 'o3-timing-checker',
311 'realview-simple-atomic',
312 'realview-simple-atomic-dual',
313 'realview-simple-timing',
314 'realview-simple-timing-dual',
315 'realview-o3',
316 'realview-o3-checker',
306if env['TARGET_ISA'] == 'sparc':
307 configs += ['t1000-simple-atomic',
308 't1000-simple-timing']
309if env['TARGET_ISA'] == 'arm':
310 configs += ['simple-atomic-dummychecker',
311 'o3-timing-checker',
312 'realview-simple-atomic',
313 'realview-simple-atomic-dual',
314 'realview-simple-timing',
315 'realview-simple-timing-dual',
316 'realview-o3',
317 'realview-o3-checker',
317 'realview-o3-dual']
318 'realview-o3-dual',
319 'realview-switcheroo-atomic',
320 'realview-switcheroo-timing',
321 'realview-switcheroo-o3',
322 'realview-switcheroo-full']
318if env['TARGET_ISA'] == 'x86':
319 configs += ['pc-simple-atomic',
320 'pc-simple-timing',
321 'pc-o3-timing']
322
323configs += ['simple-atomic', 'simple-timing', 'o3-timing', 'memtest',
324 'simple-atomic-mp', 'simple-timing-mp', 'o3-timing-mp',
325 'inorder-timing', 'rubytest', 'tgen-simple-mem',

--- 16 unchanged lines hidden --- 		323if env['TARGET_ISA'] == 'x86':
324 configs += ['pc-simple-atomic',
325 'pc-simple-timing',
326 'pc-o3-timing']
327
328configs += ['simple-atomic', 'simple-timing', 'o3-timing', 'memtest',
329 'simple-atomic-mp', 'simple-timing-mp', 'o3-timing-mp',
330 'inorder-timing', 'rubytest', 'tgen-simple-mem',

--- 16 unchanged lines hidden ---