faults.cc (10664:61a0b02aa800) | faults.cc (11793:ef606668d247) |
---|---|
1/* 2 * Copyright (c) 2003-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 15 unchanged lines hidden (view full) --- 24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 27 * 28 * Authors: Nathan Binkert 29 * Gabe Black 30 */ 31 | 1/* 2 * Copyright (c) 2003-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 15 unchanged lines hidden (view full) --- 24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 27 * 28 * Authors: Nathan Binkert 29 * Gabe Black 30 */ 31 |
32#include "sim/faults.hh" 33 |
|
32#include "arch/isa_traits.hh" 33#include "base/misc.hh" 34#include "cpu/base.hh" 35#include "cpu/thread_context.hh" 36#include "debug/Fault.hh" 37#include "mem/page_table.hh" | 34#include "arch/isa_traits.hh" 35#include "base/misc.hh" 36#include "cpu/base.hh" 37#include "cpu/thread_context.hh" 38#include "debug/Fault.hh" 39#include "mem/page_table.hh" |
38#include "sim/faults.hh" | |
39#include "sim/full_system.hh" 40#include "sim/process.hh" 41 42void FaultBase::invoke(ThreadContext * tc, const StaticInstPtr &inst) 43{ 44 if (FullSystem) { 45 DPRINTF(Fault, "Fault %s at PC: %s\n", name(), tc->pcState()); 46 } else { --- 30 unchanged lines hidden --- | 40#include "sim/full_system.hh" 41#include "sim/process.hh" 42 43void FaultBase::invoke(ThreadContext * tc, const StaticInstPtr &inst) 44{ 45 if (FullSystem) { 46 DPRINTF(Fault, "Fault %s at PC: %s\n", name(), tc->pcState()); 47 } else { --- 30 unchanged lines hidden --- |