1# Copyright (c) 2009 Advanced Micro Devices, Inc.
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 26 unchanged lines hidden (view full) ---

35 type = 'RubyPort'
36 abstract = True
37 port = VectorPort("M5 port")
38 version = Param.Int(0, "")
39 pio_port = Port("Ruby_pio_port")
40 physmem = Param.PhysicalMemory("")
41 physMemPort = Port("port to physical memory")
42 using_ruby_tester = Param.Bool(False, "")
43
44class RubySequencer(RubyPort):
45 type = 'RubySequencer'
46 cxx_class = 'Sequencer'
47 icache = Param.RubyCache("")
48 dcache = Param.RubyCache("")
49 max_outstanding_requests = Param.Int(16,
50 "max requests (incl. prefetches) outstanding")
51 deadlock_threshold = Param.Int(500000,
52 "max outstanding cycles for a request before deadlock/livelock declared")
53
54class DMASequencer(RubyPort):
55 type = 'DMASequencer'