1/*
2 * Copyright (c) 2011 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated

--- 25 unchanged lines hidden (view full) ---

36 *
37 * Authors: Andreas Hansson
38 */
39
40/**
41 * @file
42 * PortProxy Object Declaration.
43 *
44 * Port proxies are used when non structural entities need access to
45 * the memory system. Proxy objects replace the previous
46 * FunctionalPort, TranslatingPort and VirtualPort objects, which
47 * provided the same functionality as the proxies, but were instances
48 * of ports not corresponding to real structural ports of the
49 * simulated system. Via the port proxies all the accesses go through
50 * an actual port and thus are transparent to a potentially
51 * distributed memory and automatically adhere to the memory map of
52 * the system.
53 */
54
55#ifndef __MEM_PORT_PROXY_HH__
56#define __MEM_PORT_PROXY_HH__
57
58#include "config/the_isa.hh"
59#if THE_ISA != NO_ISA
60 #include "arch/isa_traits.hh"
61#endif
62
63#include "base/types.hh"
64#include "mem/port.hh"
65#include "sim/byteswap.hh"
66
67/**
68 * This object is a proxy for a structural port,
69 * to be used for debug accesses.
70 *
71 * This proxy object is used when non structural entities
72 * (e.g. thread contexts, object file loaders) need access to the
73 * memory system. It calls the corresponding functions on the underlying
74 * structural port, and provides templatized convenience access functions.
75 *
76 * The addresses are interpreted as physical addresses.
77 *
78 * @sa SETranslatingProxy
79 * @sa FSTranslatingProxy
80 */
81class PortProxy
82{
83 protected:
84 Port &_port;
85
86 public:
87 PortProxy(Port &port) : _port(port) { }
88 virtual ~PortProxy() { }
89
90 public:
91 /**
92 * Read size bytes memory at address and store in p.
93 */
94 virtual void readBlob(Addr address, uint8_t* p, int size)
95 { _port.readBlob(address, p, size); }
96
97 /**
98 * Write size bytes from p to address.
99 */
100 virtual void writeBlob(Addr address, uint8_t* p, int size)
101 { _port.writeBlob(address, p, size); }
102
103 /**
104 * Fill size bytes starting at addr with byte value val.
105 */
106 virtual void memsetBlob(Addr address, uint8_t v, int size)
107 { _port.memsetBlob(address, v, size); }
108
109 /**
110 * Read sizeof(T) bytes from address and return as object T.
111 */
112 template <typename T>
113 T read(Addr address);
114
115 /**

--- 59 unchanged lines hidden ---