mem_delay.cc (12823:ba630bc7a36d) mem_delay.cc (13784:1941dc118243)
1/*
2 * Copyright (c) 2018 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 46 unchanged lines hidden (view full) ---

55void
56MemDelay::init()
57{
58 if (!slavePort.isConnected() || !masterPort.isConnected())
59 fatal("Memory delay is not connected on both sides.\n");
60}
61
62
1/*
2 * Copyright (c) 2018 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 46 unchanged lines hidden (view full) ---

55void
56MemDelay::init()
57{
58 if (!slavePort.isConnected() || !masterPort.isConnected())
59 fatal("Memory delay is not connected on both sides.\n");
60}
61
62
63BaseMasterPort&
64MemDelay::getMasterPort(const std::string& if_name, PortID idx)
63Port &
64MemDelay::getPort(const std::string &if_name, PortID idx)
65{
66 if (if_name == "master") {
67 return masterPort;
65{
66 if (if_name == "master") {
67 return masterPort;
68 } else {
69 return MemObject::getMasterPort(if_name, idx);
70 }
71}
72
73BaseSlavePort&
74MemDelay::getSlavePort(const std::string& if_name, PortID idx)
75{
76 if (if_name == "slave") {
68 } else if (if_name == "slave") {
77 return slavePort;
78 } else {
69 return slavePort;
70 } else {
79 return MemObject::getSlavePort(if_name, idx);
71 return MemObject::getPort(if_name, idx);
80 }
81}
82
83bool
84MemDelay::trySatisfyFunctional(PacketPtr pkt)
85{
86 return slavePort.trySatisfyFunctional(pkt) ||
87 masterPort.trySatisfyFunctional(pkt);

--- 129 unchanged lines hidden --- 		72 }
73}
74
75bool
76MemDelay::trySatisfyFunctional(PacketPtr pkt)
77{
78 return slavePort.trySatisfyFunctional(pkt) ||
79 masterPort.trySatisfyFunctional(pkt);

--- 129 unchanged lines hidden ---