2c2
< * Copyright (c) 2011 ARM Limited
---
> * Copyright (c) 2011,2013 ARM Limited
52a53
> #include "sim/system.hh"
57c58,59
< : PortProxy(tc->getCpuPtr()->getDataPort()), _tc(tc)
---
> : PortProxy(tc->getCpuPtr()->getDataPort(),
> tc->getSystemPtr()->cacheLineSize()), _tc(tc)
61,62c63,65
< FSTranslatingPortProxy::FSTranslatingPortProxy(MasterPort &port)
< : PortProxy(port), _tc(NULL)
---
> FSTranslatingPortProxy::FSTranslatingPortProxy(MasterPort &port,
> unsigned int cacheLineSize)
> : PortProxy(port, cacheLineSize), _tc(NULL)