1/*
2 * Copyright (c) 2012-2016 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 368 unchanged lines hidden (view full) ---

377 /**
378 * Check if the current rank is available for scheduling.
379 *
380 * @param Return true if the rank is idle from a refresh point of view
381 */
382 bool isAvailable() const { return refreshState == REF_IDLE; }
383
384 /**
385 * Let the rank check if it was waiting for requests to drain
386 * to allow it to transition states.
387 */
388 void checkDrainDone();
389
390 /**
391 * Push command out of cmdList queue that are scheduled at
392 * or before curTick() to DRAMPower library

--- 515 unchanged lines hidden (view full) ---

908
909 virtual BaseSlavePort& getSlavePort(const std::string& if_name,
910 PortID idx = InvalidPortID) override;
911
912 virtual void init() override;
913 virtual void startup() override;
914 virtual void drainResume() override;
915
916 protected:
917
918 Tick recvAtomic(PacketPtr pkt);
919 void recvFunctional(PacketPtr pkt);
920 bool recvTimingReq(PacketPtr pkt);
921
922};
923
924#endif //__MEM_DRAM_CTRL_HH__