1/*
2 * Copyright (c) 2012-2013, 2015 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,

--- 19 unchanged lines hidden (view full) ---

31 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36 *
37 * Authors: Thomas Grass
38 * Andreas Hansson
39 */
40
41#ifndef __MEM_COMM_MONITOR_HH__
42#define __MEM_COMM_MONITOR_HH__
43
44#include "base/statistics.hh"
45#include "mem/mem_object.hh"
46#include "params/CommMonitor.hh"

--- 305 unchanged lines hidden (view full) ---

352
353 /** Histogram of number of timing write transactions per time bin */
354 Stats::Histogram writeTransHist;
355 unsigned int writeTrans;
356
357 /** Disable flag for address distributions. */
358 bool disableAddrDists;
359
360 /**
361 * Histogram of number of read accesses to addresses over
362 * time.
363 */
364 Stats::SparseHistogram readAddrDist;
365
366 /**
367 * Histogram of number of write accesses to addresses over

--- 12 unchanged lines hidden (view full) ---

380 readBytes(0), writtenBytes(0),
381 disableLatencyHists(params->disable_latency_hists),
382 disableITTDists(params->disable_itt_dists),
383 timeOfLastRead(0), timeOfLastWrite(0), timeOfLastReq(0),
384 disableOutstandingHists(params->disable_outstanding_hists),
385 outstandingReadReqs(0), outstandingWriteReqs(0),
386 disableTransactionHists(params->disable_transaction_hists),
387 readTrans(0), writeTrans(0),
388 disableAddrDists(params->disable_addr_dists)
389 { }
390
391 };
392
393 /** This function is called periodically at the end of each time bin */
394 void samplePeriodic();
395
396 /** Periodic event called at the end of each simulation time bin */
397 EventWrapper<CommMonitor, &CommMonitor::samplePeriodic> samplePeriodicEvent;
398
399 /**
400 *@{
401 * @name Configuration
402 */
403
404 /** Length of simulation time bin*/
405 const Tick samplePeriodTicks;
406 /** Sample period in seconds */
407 const double samplePeriod;
408
409 /** Address mask for sources of read accesses to be captured */
410 const Addr readAddrMask;
411
412 /** Address mask for sources of write accesses to be captured */
413 const Addr writeAddrMask;
414
415 /** @} */
416
417 /** Instantiate stats */
418 MonitorStats stats;
419
420 protected: // Probe points
421 /**
422 * @{

--- 13 unchanged lines hidden ---