cache.hh (5706:2cc2387049bc) cache.hh (5707:da86e00f87a0)
1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 123 unchanged lines hidden (view full) ---

132
133 /** Prefetcher */
134 BasePrefetcher *prefetcher;
135
136 /** Temporary cache block for occasional transitory use */
137 BlkType *tempBlock;
138
139 /**
1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 123 unchanged lines hidden (view full) ---

132
133 /** Prefetcher */
134 BasePrefetcher *prefetcher;
135
136 /** Temporary cache block for occasional transitory use */
137 BlkType *tempBlock;
138
139 /**
140 * Can this cache should allocate a block on a line-sized write miss.
140 * This cache should allocate a block on a line-sized write miss.
141 */
142 const bool doFastWrites;
143
144 const bool prefetchMiss;
145
146 /**
147 * Does all the processing necessary to perform the provided request.
148 * @param pkt The memory request to perform.
149 * @param lat The latency of the access.
150 * @param writebacks List for any writebacks that need to be performed.
151 * @param update True if the replacement data should be updated.
141 */
142 const bool doFastWrites;
143
144 const bool prefetchMiss;
145
146 /**
147 * Does all the processing necessary to perform the provided request.
148 * @param pkt The memory request to perform.
149 * @param lat The latency of the access.
150 * @param writebacks List for any writebacks that need to be performed.
151 * @param update True if the replacement data should be updated.
152 * @return Pointer to the cache block touched by the request. NULL if it
153 * was a miss.
152 * @return Boolean indicating whether the request was satisfied.
154 */
155 bool access(PacketPtr pkt, BlkType *&blk,
156 int &lat, PacketList &writebacks);
157
158 /**
159 *Handle doing the Compare and Swap function for SPARC.
160 */
161 void cmpAndSwap(BlkType *blk, PacketPtr pkt);

--- 165 unchanged lines hidden --- 		153 */
154 bool access(PacketPtr pkt, BlkType *&blk,
155 int &lat, PacketList &writebacks);
156
157 /**
158 *Handle doing the Compare and Swap function for SPARC.
159 */
160 void cmpAndSwap(BlkType *blk, PacketPtr pkt);

--- 165 unchanged lines hidden ---