cache.hh (2810:5befce12ad70) cache.hh (2811:9da12e9830ce)
1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 32 unchanged lines hidden (view full) ---

41#include "base/misc.hh" // fatal, panic, and warn
42#include "cpu/smt.hh" // SMT_MAX_THREADS
43
44#include "mem/cache/base_cache.hh"
45#include "mem/cache/prefetch/prefetcher.hh"
46
47// forward declarations
48class Bus;
1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 32 unchanged lines hidden (view full) ---

41#include "base/misc.hh" // fatal, panic, and warn
42#include "cpu/smt.hh" // SMT_MAX_THREADS
43
44#include "mem/cache/base_cache.hh"
45#include "mem/cache/prefetch/prefetcher.hh"
46
47// forward declarations
48class Bus;
49class ExecContext;
50
51/**
52 * A template-policy based cache. The behavior of the cache can be altered by
53 * supplying different template policies. TagStore handles all tag and data
54 * storage @sa TagStore. Buffering handles all misses and writes/writebacks
55 * @sa MissQueue. Coherence handles all coherence policy details @sa
56 * UniCoherence, SimpleMultiCoherence.
57 */

--- 146 unchanged lines hidden (view full) ---

204 * @param asid The address space ID of the address.
205 * @todo Is this function necessary?
206 */
207 void invalidateBlk(Addr addr, int asid);
208
209 /**
210 * Aquash all requests associated with specified thread.
211 * intended for use by I-cache.
49
50/**
51 * A template-policy based cache. The behavior of the cache can be altered by
52 * supplying different template policies. TagStore handles all tag and data
53 * storage @sa TagStore. Buffering handles all misses and writes/writebacks
54 * @sa MissQueue. Coherence handles all coherence policy details @sa
55 * UniCoherence, SimpleMultiCoherence.
56 */

--- 146 unchanged lines hidden (view full) ---

203 * @param asid The address space ID of the address.
204 * @todo Is this function necessary?
205 */
206 void invalidateBlk(Addr addr, int asid);
207
208 /**
209 * Aquash all requests associated with specified thread.
210 * intended for use by I-cache.
212 * @param thread_number The thread to squash.
211 * @param req->getThreadNum()ber The thread to squash.
213 */
212 */
214 void squash(int thread_number)
213 void squash(int threadNum)
215 {
214 {
216 missQueue->squash(thread_number);
215 missQueue->squash(threadNum);
217 }
218
219 /**
220 * Return the number of outstanding misses in a Cache.
221 * Default returns 0.
222 *
223 * @retval unsigned The number of missing still outstanding.
224 */

--- 40 unchanged lines hidden --- 		216 }
217
218 /**
219 * Return the number of outstanding misses in a Cache.
220 * Default returns 0.
221 *
222 * @retval unsigned The number of missing still outstanding.
223 */

--- 40 unchanged lines hidden ---