cache.hh (11199:929fd978ab4e) cache.hh (11211:4e70e13c1a2c)
1/*
2 * Copyright (c) 2012-2015 ARM Limited
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 290 unchanged lines hidden (view full) ---

299 * on fill if the packet did not come from a cache, thus if we:
300 * are dealing with a whole-line write (the latter behaves much
301 * like a writeback), the original target packet came from a
302 * non-caching source, or if we are performing a prefetch or LLSC.
303 *
304 * @param cmd Command of the incoming requesting packet
305 * @return Whether we should allocate on the fill
306 */
1/*
2 * Copyright (c) 2012-2015 ARM Limited
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 290 unchanged lines hidden (view full) ---

299 * on fill if the packet did not come from a cache, thus if we:
300 * are dealing with a whole-line write (the latter behaves much
301 * like a writeback), the original target packet came from a
302 * non-caching source, or if we are performing a prefetch or LLSC.
303 *
304 * @param cmd Command of the incoming requesting packet
305 * @return Whether we should allocate on the fill
306 */
307 inline bool allocOnFill(MemCmd cmd) const
307 inline bool allocOnFill(MemCmd cmd) const override
308 {
309 return clusivity == Enums::mostly_incl ||
310 cmd == MemCmd::WriteLineReq ||
311 cmd == MemCmd::ReadReq ||
312 cmd == MemCmd::WriteReq ||
313 cmd.isPrefetch() ||
314 cmd.isLLSC();
315 }

--- 260 unchanged lines hidden ---
308 {
309 return clusivity == Enums::mostly_incl ||
310 cmd == MemCmd::WriteLineReq ||
311 cmd == MemCmd::ReadReq ||
312 cmd == MemCmd::WriteReq ||
313 cmd.isPrefetch() ||
314 cmd.isLLSC();
315 }

--- 260 unchanged lines hidden ---