1/*
2 * Copyright (c) 2012-2015 ARM Limited
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 458 unchanged lines hidden (view full) ---

467 /**
468 * Selects an outstanding request to service. Called when the
469 * cache gets granted the downstream bus in timing mode.
470 * @return The request to service, NULL if none found.
471 */
472 PacketPtr getTimingPacket();
473
474 /**
475 * Marks a request as in service (sent on the bus). This can have
476 * side effect since storage for no response commands is
477 * deallocated once they are successfully sent. Also remember if
478 * we are expecting a dirty response from another cache,
479 * effectively making this MSHR the ordering point.
480 */
481 void markInService(MSHR *mshr, bool pending_dirty_resp);
482
483 /**
484 * Return whether there are any outstanding misses.
485 */
486 bool outstandingMisses() const
487 {
488 return mshrQueue.allocated != 0;
489 }

--- 93 unchanged lines hidden ---