1/*
2 * Copyright (c) 2012-2015 ARM Limited
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
--- 233 unchanged lines hidden (view full) ---
242 * An event to writeback the tempBlock after recvAtomic
243 * finishes. To avoid other calls to recvAtomic getting in
244 * between, we create this event with a higher priority.
245 */
246 EventWrapper<Cache, &Cache::writebackTempBlockAtomic> \
247 writebackTempBlockAtomicEvent;
248
249 /**
250 * Does all the processing necessary to perform the provided request.
251 * @param pkt The memory request to perform.
252 * @param blk The cache block to be updated.
253 * @param lat The latency of the access.
254 * @param writebacks List for any writebacks that need to be performed.
255 * @return Boolean indicating whether the request was satisfied.
256 */
257 bool access(PacketPtr pkt, CacheBlk *&blk,
--- 318 unchanged lines hidden ---
2 * Copyright (c) 2012-2015 ARM Limited
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
--- 233 unchanged lines hidden (view full) ---
242 * An event to writeback the tempBlock after recvAtomic
243 * finishes. To avoid other calls to recvAtomic getting in
244 * between, we create this event with a higher priority.
245 */
246 EventWrapper<Cache, &Cache::writebackTempBlockAtomic> \
247 writebackTempBlockAtomicEvent;
248
249 /**
250 * Does all the processing necessary to perform the provided request.
251 * @param pkt The memory request to perform.
252 * @param blk The cache block to be updated.
253 * @param lat The latency of the access.
254 * @param writebacks List for any writebacks that need to be performed.
255 * @return Boolean indicating whether the request was satisfied.
256 */
257 bool access(PacketPtr pkt, CacheBlk *&blk,
--- 318 unchanged lines hidden ---