Deleted Added
sdiff udiff text old ( 10563:755b18321206 ) new ( 10679:204a0f53035e )
full compact
1/*
2 * Copyright (c) 2012-2014 ARM Limited
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 361 unchanged lines hidden (view full) ---

370 /**
371 * Selects an outstanding request to service. Called when the
372 * cache gets granted the downstream bus in timing mode.
373 * @return The request to service, NULL if none found.
374 */
375 PacketPtr getTimingPacket();
376
377 /**
378 * Marks a request as in service (sent on the bus). This can have
379 * side effect since storage for no response commands is
380 * deallocated once they are successfully sent. Also remember if
381 * we are expecting a dirty response from another cache,
382 * effectively making this MSHR the ordering point.
383 */
384 void markInService(MSHR *mshr, bool pending_dirty_resp);
385
386 /**
387 * Return whether there are any outstanding misses.
388 */
389 bool outstandingMisses() const
390 {
391 return mshrQueue.allocated != 0;
392 }

--- 35 unchanged lines hidden ---