1/*
2 * Copyright (c) 2012-2013, 2015-2016, 2018 ARM Limited
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 646 unchanged lines hidden (view full) ---

655 /**
656 * An event to writeback the tempBlock after recvAtomic
657 * finishes. To avoid other calls to recvAtomic getting in
658 * between, we create this event with a higher priority.
659 */
660 EventFunctionWrapper writebackTempBlockAtomicEvent;
661
662 /**
663 * Perform any necessary updates to the block and perform any data
664 * exchange between the packet and the block. The flags of the
665 * packet are also set accordingly.
666 *
667 * @param pkt Request packet from upstream that hit a block
668 * @param blk Cache block that the packet hit
669 * @param deferred_response Whether this request originally missed
670 * @param pending_downgrade Whether the writable flag is to be removed

--- 340 unchanged lines hidden (view full) ---

1011 /** The average latency of an MSHR miss, per command and thread. */
1012 Stats::Formula avgMshrUncacheableLatency[MemCmd::NUM_MEM_CMDS];
1013 /** The average overall latency of an MSHR miss. */
1014 Stats::Formula overallAvgMshrUncacheableLatency;
1015
1016 /** Number of replacements of valid blocks. */
1017 Stats::Scalar replacements;
1018
1019 /**
1020 * @}
1021 */
1022
1023 /**
1024 * Register stats for this object.
1025 */
1026 void regStats() override;

--- 349 unchanged lines hidden ---