1# -*- mode:python -*-
2
3# Copyright (c) 2006 The Regents of The University of Michigan
4# All rights reserved.
5#
6# Redistribution and use in source and binary forms, with or without
7# modification, are permitted provided that the following conditions are
8# met: redistributions of source code must retain the above copyright

--- 23 unchanged lines hidden (view full) ---

32
33SimObject('Cache.py')
34
35Source('base.cc')
36Source('cache.cc')
37Source('blk.cc')
38Source('mshr.cc')
39Source('mshr_queue.cc')
40
41DebugFlag('Cache')
42DebugFlag('CachePort')
43DebugFlag('CacheRepl')
44DebugFlag('CacheTags')
45DebugFlag('CacheVerbose')
46DebugFlag('HWPrefetch')
47
48# CacheTags is so outrageously verbose, printing the cache's entire tag
49# array on each timing access, that you should probably have to ask for
50# it explicitly even above and beyond CacheAll.
51CompoundFlag('CacheAll', ['Cache', 'CachePort', 'CacheRepl', 'CacheVerbose',
52 'HWPrefetch'])
53