compute_unit.hh (11638:b511733958d0) compute_unit.hh (11657:5fad5a37d6fc)
1/*
2 * Copyright (c) 2011-2015 Advanced Micro Devices, Inc.
3 * All rights reserved.
4 *
5 * For use for simulation and test purposes only
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions are met:

--- 240 unchanged lines hidden (view full) ---

249 int storeBusLength() { return numCyclesPerStoreTransfer; };
250 int loadBusLength() { return numCyclesPerLoadTransfer; };
251 int wfSize() const { return wavefrontSize; };
252
253 void resizeRegFiles(int num_cregs, int num_sregs, int num_dregs);
254 void exec();
255 void initiateFetch(Wavefront *wavefront);
256 void fetch(PacketPtr pkt, Wavefront *wavefront);
1/*
2 * Copyright (c) 2011-2015 Advanced Micro Devices, Inc.
3 * All rights reserved.
4 *
5 * For use for simulation and test purposes only
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions are met:

--- 240 unchanged lines hidden (view full) ---

249 int storeBusLength() { return numCyclesPerStoreTransfer; };
250 int loadBusLength() { return numCyclesPerLoadTransfer; };
251 int wfSize() const { return wavefrontSize; };
252
253 void resizeRegFiles(int num_cregs, int num_sregs, int num_dregs);
254 void exec();
255 void initiateFetch(Wavefront *wavefront);
256 void fetch(PacketPtr pkt, Wavefront *wavefront);
257 void FillKernelState(Wavefront *w, NDRange *ndr);
257 void fillKernelState(Wavefront *w, NDRange *ndr);
258
258
259 void StartWF(Wavefront *w, int trueWgSize[], int trueWgSizeTotal,
260 int cnt, LdsChunk *ldsChunk, NDRange *ndr);
259 void startWavefront(Wavefront *w, int waveId, LdsChunk *ldsChunk,
260 NDRange *ndr);
261
262 void StartWorkgroup(NDRange *ndr);
263 int ReadyWorkgroup(NDRange *ndr);
264
265 bool isVecAlu(int unitId) { return unitId >= SIMD0 && unitId <= SIMD3; }
266 bool isGlbMem(int unitId) { return unitId == GLBMEM_PIPE; }
267 bool isShrMem(int unitId) { return unitId == LDSMEM_PIPE; }
268 int GlbMemUnitId() { return GLBMEM_PIPE; }

--- 481 unchanged lines hidden --- 		261
262 void StartWorkgroup(NDRange *ndr);
263 int ReadyWorkgroup(NDRange *ndr);
264
265 bool isVecAlu(int unitId) { return unitId >= SIMD0 && unitId <= SIMD3; }
266 bool isGlbMem(int unitId) { return unitId == GLBMEM_PIPE; }
267 bool isShrMem(int unitId) { return unitId == LDSMEM_PIPE; }
268 int GlbMemUnitId() { return GLBMEM_PIPE; }

--- 481 unchanged lines hidden ---