pc.cc (5478:ca055528a3b3) pc.cc (5635:b65e232e7755)
1/*
2 * Copyright (c) 2008 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 50 unchanged lines hidden (view full) ---

59{
60 assert(southBridge);
61 Intel8254Timer & timer = southBridge->pit.pit;
62 //Timer 0, mode 2, no bcd, 16 bit count
63 timer.writeControl(0x34);
64 //Timer 0, latch command
65 timer.writeControl(0x00);
66 //Write a 16 bit count of 0
1/*
2 * Copyright (c) 2008 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 50 unchanged lines hidden (view full) ---

59{
60 assert(southBridge);
61 Intel8254Timer & timer = southBridge->pit.pit;
62 //Timer 0, mode 2, no bcd, 16 bit count
63 timer.writeControl(0x34);
64 //Timer 0, latch command
65 timer.writeControl(0x00);
66 //Write a 16 bit count of 0
67 timer.counter0.write(0);
68 timer.counter0.write(0);
67 timer.writeCounter(0, 0);
68 timer.writeCounter(0, 0);
69}
70
71Tick
72PC::intrFrequency()
73{
74 panic("Need implementation\n");
75 M5_DUMMY_RETURN
76}

--- 49 unchanged lines hidden --- 		69}
70
71Tick
72PC::intrFrequency()
73{
74 panic("Need implementation\n");
75 M5_DUMMY_RETURN
76}

--- 49 unchanged lines hidden ---