intdev.cc (9807:63d7362bbdf2) | intdev.cc (11144:90eeefe7e341) |
---|---|
1/* 2 * Copyright (c) 2012 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 45 unchanged lines hidden (view full) --- 54 schedTimingReq(pkt, curTick() + latency); 55 // The target handles cleaning up the packet in timing mode. 56 } else { 57 // ignore the latency involved in the atomic transaction 58 sendAtomic(pkt); 59 assert(pkt->isResponse()); 60 // also ignore the latency in handling the response 61 recvResponse(pkt); | 1/* 2 * Copyright (c) 2012 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 45 unchanged lines hidden (view full) --- 54 schedTimingReq(pkt, curTick() + latency); 55 // The target handles cleaning up the packet in timing mode. 56 } else { 57 // ignore the latency involved in the atomic transaction 58 sendAtomic(pkt); 59 assert(pkt->isResponse()); 60 // also ignore the latency in handling the response 61 recvResponse(pkt); |
62 delete pkt->req; 63 delete pkt; | |
64 } 65 } 66} 67 68void 69X86ISA::IntDevice::init() 70{ 71 if (!intMasterPort.isConnected()) { --- 21 unchanged lines hidden --- | 62 } 63 } 64} 65 66void 67X86ISA::IntDevice::init() 68{ 69 if (!intMasterPort.isConnected()) { --- 21 unchanged lines hidden --- |