33c33
< * Declaration of top level class for the Tsunami chipset. This class just
---
> * Declaration of top level class for the T1000 platform chips. This class just
72c72
< * Clear a posted CPU interrupt (id=55)
---
> * Clear a posted CPU interrupt