1/* 2 * Copyright (c) 2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; 9 * redistributions in binary form must reproduce the above copyright 10 * notice, this list of conditions and the following disclaimer in the 11 * documentation and/or other materials provided with the distribution; 12 * neither the name of the copyright holders nor the names of its 13 * contributors may be used to endorse or promote products derived from 14 * this software without specific prior written permission. 15 * 16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 27 * 28 * Authors: Ali Saidi 29 * Miguel Serrano 30 * Nathan Binkert 31 */ 32
|
33#define RTC_SEC 0x00
34#define RTC_SEC_ALRM 0x01
35#define RTC_MIN 0x02
36#define RTC_MIN_ALRM 0x03
37#define RTC_HR 0x04
38#define RTC_HR_ALRM 0x05
39#define RTC_DOW 0x06
40#define RTC_DOM 0x07
41#define RTC_MON 0x08
42#define RTC_YEAR 0x09
|
33static const int RTC_SEC = 0x00; 34static const int RTC_SEC_ALRM = 0x01; 35static const int RTC_MIN = 0x02; 36static const int RTC_MIN_ALRM = 0x03; 37static const int RTC_HR = 0x04; 38static const int RTC_HR_ALRM = 0x05; 39static const int RTC_DOW = 0x06; 40static const int RTC_DOM = 0x07; 41static const int RTC_MON = 0x08; 42static const int RTC_YEAR = 0x09; |
43
|
44#define RTC_STAT_REGA 0x0A
45#define RTCA_1024HZ 0x06 /* 1024Hz periodic interrupt frequency */
46#define RTCA_32768HZ 0x20 /* 22-stage divider, 32.768KHz timebase */
47#define RTCA_UIP 0x80 /* 1 = date and time update in progress */
|
44static const int RTC_STAT_REGA = 0x0A; 45static const int RTCA_1024HZ = 0x06; /* 1024Hz periodic interrupt frequency */ 46static const int RTCA_32768HZ = 0x20; /* 22-stage divider, 32.768KHz timebase */ 47static const int RTCA_UIP = 0x80; /* 1 = date and time update in progress */ |
48
|
49#define RTC_STAT_REGB 0x0B
50#define RTCB_DST 0x01 /* USA Daylight Savings Time enable */
51#define RTCB_24HR 0x02 /* 0 = 12 hours, 1 = 24 hours */
52#define RTCB_BIN 0x04 /* 0 = BCD, 1 = Binary coded time */
53#define RTCB_SQWE 0x08 /* 1 = output sqare wave at SQW pin */
54#define RTCB_UPDT_IE 0x10 /* 1 = enable update-ended interrupt */
55#define RTCB_ALRM_IE 0x20 /* 1 = enable alarm interrupt */
56#define RTCB_PRDC_IE 0x40 /* 1 = enable periodic clock interrupt */
57#define RTCB_NO_UPDT 0x80 /* stop clock updates */
|
49static const int RTC_STAT_REGB = 0x0B; 50static const int RTCB_DST = 0x01; /* USA Daylight Savings Time enable */ 51static const int RTCB_24HR = 0x02; /* 0 = 12 hours, 1 = 24 hours */ 52static const int RTCB_BIN = 0x04; /* 0 = BCD, 1 = Binary coded time */ 53static const int RTCB_SQWE = 0x08; /* 1 = output sqare wave at SQW pin */ 54static const int RTCB_UPDT_IE = 0x10; /* 1 = enable update-ended interrupt */ 55static const int RTCB_ALRM_IE = 0x20; /* 1 = enable alarm interrupt */ 56static const int RTCB_PRDC_IE = 0x40; /* 1 = enable periodic clock interrupt */ 57static const int RTCB_NO_UPDT = 0x80; /* stop clock updates */ |
58
|
59#define RTC_STAT_REGC 0x0C
60#define RTC_STAT_REGD 0x0D
|
59static const int RTC_STAT_REGC = 0x0C; 60static const int RTC_STAT_REGD = 0x0D; |
61
|