122c122
< struct DmaReqState : public Packet::SenderState
---
> class DmaPort : public Port
124,126c124,129
< /** Event to call on the device when this transaction (all packets)
< * complete. */
< Event *completionEvent;
---
> protected:
> struct DmaReqState : public Packet::SenderState
> {
> /** Event to call on the device when this transaction (all packets)
> * complete. */
> Event *completionEvent;
128,129c131,132
< /** Where we came from for some sanity checking. */
< Port *outPort;
---
> /** Where we came from for some sanity checking. */
> Port *outPort;
131,132c134,135
< /** Total number of bytes that this transaction involves. */
< Addr totBytes;
---
> /** Total number of bytes that this transaction involves. */
> Addr totBytes;
134,135c137,138
< /** Number of bytes that have been acked for this transaction. */
< Addr numBytes;
---
> /** Number of bytes that have been acked for this transaction. */
> Addr numBytes;
137,141c140,143
< bool final;
< DmaReqState(Event *ce, Port *p, Addr tb)
< : completionEvent(ce), outPort(p), totBytes(tb), numBytes(0)
< {}
< };
---
> DmaReqState(Event *ce, Port *p, Addr tb)
> : completionEvent(ce), outPort(p), totBytes(tb), numBytes(0)
> {}
> };
143,145d144
< class DmaPort : public Port
< {
< protected: