timer_cpulocal.hh (10905:a6ca6831e775) timer_cpulocal.hh (11168:f98eb2da15a4)
1/*
2 * Copyright (c) 2010-2011 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 131 unchanged lines hidden (view full) ---

140 std::string name() const { return _name; }
141
142 /** Handle read for a single timer */
143 void read(PacketPtr pkt, Addr daddr);
144
145 /** Handle write for a single timer */
146 void write(PacketPtr pkt, Addr daddr);
147
1/*
2 * Copyright (c) 2010-2011 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 131 unchanged lines hidden (view full) ---

140 std::string name() const { return _name; }
141
142 /** Handle read for a single timer */
143 void read(PacketPtr pkt, Addr daddr);
144
145 /** Handle write for a single timer */
146 void write(PacketPtr pkt, Addr daddr);
147
148 void serialize(CheckpointOut &cp) const M5_ATTR_OVERRIDE;
149 void unserialize(CheckpointIn &cp) M5_ATTR_OVERRIDE;
148 void serialize(CheckpointOut &cp) const override;
149 void unserialize(CheckpointIn &cp) override;
150
151 friend class CpuLocalTimer;
152 };
153
154 static const int CPU_MAX = 8;
155
156 /** Pointer to the GIC for causing an interrupt */
157 BaseGic *gic;

--- 23 unchanged lines hidden (view full) ---

181
182 /**
183 * Handle a write to the device.
184 * @param pkt The memory request.
185 * @return Returns latency of device write
186 */
187 virtual Tick write(PacketPtr pkt);
188
150
151 friend class CpuLocalTimer;
152 };
153
154 static const int CPU_MAX = 8;
155
156 /** Pointer to the GIC for causing an interrupt */
157 BaseGic *gic;

--- 23 unchanged lines hidden (view full) ---

181
182 /**
183 * Handle a write to the device.
184 * @param pkt The memory request.
185 * @return Returns latency of device write
186 */
187 virtual Tick write(PacketPtr pkt);
188
189 void serialize(CheckpointOut &cp) const M5_ATTR_OVERRIDE;
190 void unserialize(CheckpointIn &cp) M5_ATTR_OVERRIDE;
189 void serialize(CheckpointOut &cp) const override;
190 void unserialize(CheckpointIn &cp) override;
191};
192
193
194#endif // __DEV_ARM_SP804_HH__
195
191};
192
193
194#endif // __DEV_ARM_SP804_HH__
195