gic_v2.hh (13503:43d086278416) | gic_v2.hh (13505:e699fce12780) |
---|---|
1/* 2 * Copyright (c) 2010, 2013, 2015-2018 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 61 unchanged lines hidden (view full) --- 70 GICD_PIDR0 = 0xfe0, // distributor peripheral ID0 71 GICD_PIDR1 = 0xfe4, // distributor peripheral ID1 72 GICD_PIDR2 = 0xfe8, // distributor peripheral ID2 73 GICD_PIDR3 = 0xfec, // distributor peripheral ID3 74 75 DIST_SIZE = 0x1000, 76 }; 77 | 1/* 2 * Copyright (c) 2010, 2013, 2015-2018 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 61 unchanged lines hidden (view full) --- 70 GICD_PIDR0 = 0xfe0, // distributor peripheral ID0 71 GICD_PIDR1 = 0xfe4, // distributor peripheral ID1 72 GICD_PIDR2 = 0xfe8, // distributor peripheral ID2 73 GICD_PIDR3 = 0xfec, // distributor peripheral ID3 74 75 DIST_SIZE = 0x1000, 76 }; 77 |
78 /** 79 * As defined in: 80 * "ARM Generic Interrupt Controller Architecture" version 2.0 81 * "CoreLink GIC-400 Generic Interrupt Controller" revision r0p1 82 */ 83 static constexpr uint32_t GICD_400_PIDR_VALUE = 0x002bb490; 84 static constexpr uint32_t GICD_400_IIDR_VALUE = 0x200143B; 85 static constexpr uint32_t GICC_400_IIDR_VALUE = 0x202143B; | 78 const uint32_t gicdPIDR; 79 const uint32_t gicdIIDR; 80 const uint32_t giccIIDR; |
86 87 static const AddrRange GICD_IGROUPR; // interrupt group (unimplemented) 88 static const AddrRange GICD_ISENABLER; // interrupt set enable 89 static const AddrRange GICD_ICENABLER; // interrupt clear enable 90 static const AddrRange GICD_ISPENDR; // set pending interrupt 91 static const AddrRange GICD_ICPENDR; // clear pending interrupt 92 static const AddrRange GICD_ISACTIVER; // active bit registers 93 static const AddrRange GICD_ICACTIVER; // clear bit registers --- 422 unchanged lines hidden --- | 81 82 static const AddrRange GICD_IGROUPR; // interrupt group (unimplemented) 83 static const AddrRange GICD_ISENABLER; // interrupt set enable 84 static const AddrRange GICD_ICENABLER; // interrupt clear enable 85 static const AddrRange GICD_ISPENDR; // set pending interrupt 86 static const AddrRange GICD_ICPENDR; // clear pending interrupt 87 static const AddrRange GICD_ISACTIVER; // active bit registers 88 static const AddrRange GICD_ICACTIVER; // clear bit registers --- 422 unchanged lines hidden --- |