SConscript (4202:f7a05daec670) SConscript (4218:f214fc9a4883)
1# -*- mode:python -*-
2
3# Copyright (c) 2006 The Regents of The University of Michigan
4# All rights reserved.
5#
6# Redistribution and use in source and binary forms, with or without
7# modification, are permitted provided that the following conditions are
8# met: redistributions of source code must retain the above copyright

--- 26 unchanged lines hidden (view full) ---

35 Source('baddev.cc')
36 Source('disk_image.cc')
37 Source('etherbus.cc')
38 Source('etherdump.cc')
39 Source('etherint.cc')
40 Source('etherlink.cc')
41 Source('etherpkt.cc')
42 Source('ethertap.cc')
1# -*- mode:python -*-
2
3# Copyright (c) 2006 The Regents of The University of Michigan
4# All rights reserved.
5#
6# Redistribution and use in source and binary forms, with or without
7# modification, are permitted provided that the following conditions are
8# met: redistributions of source code must retain the above copyright

--- 26 unchanged lines hidden (view full) ---

35 Source('baddev.cc')
36 Source('disk_image.cc')
37 Source('etherbus.cc')
38 Source('etherdump.cc')
39 Source('etherint.cc')
40 Source('etherlink.cc')
41 Source('etherpkt.cc')
42 Source('ethertap.cc')
43 #Source('i8254xGBe.cc')
43 Source('i8254xGBe.cc')
44 Source('ide_ctrl.cc')
45 Source('ide_disk.cc')
46 Source('io_device.cc')
47 Source('isa_fake.cc')
48 Source('ns_gige.cc')
49 Source('pciconfigall.cc')
50 Source('pcidev.cc')
51 Source('pktfifo.cc')
52 Source('platform.cc')
53 Source('simconsole.cc')
54 Source('simple_disk.cc')
55 #Source('sinic.cc')
56 Source('uart.cc')
57 Source('uart8250.cc')
44 Source('ide_ctrl.cc')
45 Source('ide_disk.cc')
46 Source('io_device.cc')
47 Source('isa_fake.cc')
48 Source('ns_gige.cc')
49 Source('pciconfigall.cc')
50 Source('pcidev.cc')
51 Source('pktfifo.cc')
52 Source('platform.cc')
53 Source('simconsole.cc')
54 Source('simple_disk.cc')
55 #Source('sinic.cc')
56 Source('uart.cc')
57 Source('uart8250.cc')