thread_state.cc (8793:5f25086326ac) thread_state.cc (8799:dac1e33e07b0)
1/*
2 * Copyright (c) 2006 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 20 unchanged lines hidden (view full) ---

29 */
30
31#include "arch/kernel_stats.hh"
32#include "base/output.hh"
33#include "cpu/base.hh"
34#include "cpu/profile.hh"
35#include "cpu/quiesce_event.hh"
36#include "cpu/thread_state.hh"
1/*
2 * Copyright (c) 2006 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 20 unchanged lines hidden (view full) ---

29 */
30
31#include "arch/kernel_stats.hh"
32#include "base/output.hh"
33#include "cpu/base.hh"
34#include "cpu/profile.hh"
35#include "cpu/quiesce_event.hh"
36#include "cpu/thread_state.hh"
37#include "mem/fs_translating_port_proxy.hh"
37#include "mem/port.hh"
38#include "mem/port.hh"
38#include "mem/translating_port.hh"
39#include "mem/vport.hh"
39#include "mem/port_proxy.hh"
40#include "mem/se_translating_port_proxy.hh"
40#include "sim/full_system.hh"
41#include "sim/serialize.hh"
41#include "sim/full_system.hh"
42#include "sim/serialize.hh"
43#include "sim/system.hh"
42
43ThreadState::ThreadState(BaseCPU *cpu, ThreadID _tid, Process *_process)
44 : numInst(0), numLoad(0), _status(ThreadContext::Halted),
45 baseCpu(cpu), _threadId(_tid), lastActivate(0), lastSuspend(0),
46 profile(NULL), profileNode(NULL), profilePC(0), quiesceEvent(NULL),
44
45ThreadState::ThreadState(BaseCPU *cpu, ThreadID _tid, Process *_process)
46 : numInst(0), numLoad(0), _status(ThreadContext::Halted),
47 baseCpu(cpu), _threadId(_tid), lastActivate(0), lastSuspend(0),
48 profile(NULL), profileNode(NULL), profilePC(0), quiesceEvent(NULL),
47 kernelStats(NULL), process(_process), port(NULL), virtPort(NULL),
48 physPort(NULL), funcExeInst(0), storeCondFailures(0)
49 kernelStats(NULL), process(_process), physProxy(NULL), virtProxy(NULL),
50 proxy(NULL), funcExeInst(0), storeCondFailures(0)
49{
50}
51
52ThreadState::~ThreadState()
53{
51{
52}
53
54ThreadState::~ThreadState()
55{
54 if (port) {
55 delete port->getPeer();
56 delete port;
57 }
56 if (physProxy != NULL)
57 delete physProxy;
58 if (virtProxy != NULL)
59 delete virtProxy;
60 if (proxy != NULL)
61 delete proxy;
58}
59
60void
61ThreadState::serialize(std::ostream &os)
62{
63 SERIALIZE_ENUM(_status);
64 // thread_num and cpu_id are deterministic from the config
65 SERIALIZE_SCALAR(funcExeInst);

--- 22 unchanged lines hidden (view full) ---

88 if (quiesceEndTick)
89 baseCpu->schedule(quiesceEvent, quiesceEndTick);
90 if (kernelStats)
91 kernelStats->unserialize(cp, section);
92 }
93}
94
95void
62}
63
64void
65ThreadState::serialize(std::ostream &os)
66{
67 SERIALIZE_ENUM(_status);
68 // thread_num and cpu_id are deterministic from the config
69 SERIALIZE_SCALAR(funcExeInst);

--- 22 unchanged lines hidden (view full) ---

92 if (quiesceEndTick)
93 baseCpu->schedule(quiesceEvent, quiesceEndTick);
94 if (kernelStats)
95 kernelStats->unserialize(cp, section);
96 }
97}
98
99void
96ThreadState::connectPhysPort()
100ThreadState::initMemProxies(ThreadContext *tc)
97{
101{
98 // @todo: For now this disregards any older port that may have
99 // already existed. Fix this memory leak once the bus port IDs
100 // for functional ports is resolved.
101 if (physPort)
102 physPort->removeConn();
103 else
104 physPort = new FunctionalPort(csprintf("%s-%d-funcport",
105 baseCpu->name(), _threadId));
106 connectToMemFunc(physPort);
102 // Note that this only refers to the port on the CPU side and can
103 // safely be done at init() time even if the CPU is not connected
104 // (i.e. due to restoring from a checkpoint and later switching
105 // in.
106 if (physProxy == NULL)
107 physProxy = new PortProxy(*baseCpu->getPort("dcache_port"));
108 if (virtProxy == NULL)
109 virtProxy = new FSTranslatingPortProxy(tc);
107}
108
109void
110}
111
112void
110ThreadState::connectVirtPort(ThreadContext *tc)
111{
112 // @todo: For now this disregards any older port that may have
113 // already existed. Fix this memory leak once the bus port IDs
114 // for functional ports is resolved.
115 if (virtPort)
116 virtPort->removeConn();
117 else
118 virtPort = new VirtualPort(csprintf("%s-%d-vport",
119 baseCpu->name(), _threadId), tc);
120 connectToMemFunc(virtPort);
121}
122
123void
124ThreadState::connectMemPorts(ThreadContext *tc)
125{
126 connectPhysPort();
127 connectVirtPort(tc);
128}
129
130void
131ThreadState::profileClear()
132{
133 if (profile)
134 profile->clear();
135}
136
137void
138ThreadState::profileSample()
139{
140 if (profile)
141 profile->sample(profileNode, profilePC);
142}
143
113ThreadState::profileClear()
114{
115 if (profile)
116 profile->clear();
117}
118
119void
120ThreadState::profileSample()
121{
122 if (profile)
123 profile->sample(profileNode, profilePC);
124}
125
144TranslatingPort *
145ThreadState::getMemPort()
126SETranslatingPortProxy *
127ThreadState::getMemProxy()
146{
128{
147 if (port != NULL)
148 return port;
129 if (proxy != NULL)
130 return proxy;
149
131
150 /* Use this port to for syscall emulation writes to memory. */
151 port = new TranslatingPort(csprintf("%s-%d-funcport", baseCpu->name(),
152 _threadId), process, TranslatingPort::NextPage);
132 /* Use this port proxy to for syscall emulation writes to memory. */
133 proxy = new SETranslatingPortProxy(*process->system->getSystemPort(),
134 process,
135 SETranslatingPortProxy::NextPage);
153
136
154 connectToMemFunc(port);
155
156 return port;
137 return proxy;
157}
138}
158
159void
160ThreadState::connectToMemFunc(Port *port)
161{
162 Port *dcache_port, *func_mem_port;
163
164 dcache_port = baseCpu->getPort("dcache_port");
165 assert(dcache_port != NULL);
166
167 MemObject *mem_object = dcache_port->getPeer()->getOwner();
168 assert(mem_object != NULL);
169
170 func_mem_port = mem_object->getPort("functional");
171 assert(func_mem_port != NULL);
172
173 func_mem_port->setPeer(port);
174 port->setPeer(func_mem_port);
175}