1/*
2 * Copyright (c) 2011-2012 ARM Limited
3 * Copyright (c) 2013 Advanced Micro Devices, Inc.
4 * All rights reserved
5 *
6 * The license below extends only to copyright in the software and shall
7 * not be construed as granting a license to any other intellectual
8 * property including but not limited to intellectual property relating

--- 37 unchanged lines hidden (view full) ---

46
47#include <iostream>
48#include <string>
49
50#include "arch/registers.hh"
51#include "arch/types.hh"
52#include "base/types.hh"
53#include "config/the_isa.hh"
54
55// @todo: Figure out a more architecture independent way to obtain the ITB and
56// DTB pointers.
57namespace TheISA
58{
59 class Decoder;
60 class TLB;
61}

--- 188 unchanged lines hidden (view full) ---

250 virtual void setMiscReg(int misc_reg, const MiscReg &val) = 0;
251
252 virtual int flattenIntIndex(int reg) = 0;
253 virtual int flattenFloatIndex(int reg) = 0;
254 virtual int flattenCCIndex(int reg) = 0;
255 virtual int flattenMiscIndex(int reg) = 0;
256
257 virtual uint64_t
258 readRegOtherThread(int misc_reg, ThreadID tid)
259 {
260 return 0;
261 }
262
263 virtual void
264 setRegOtherThread(int misc_reg, const MiscReg &val, ThreadID tid)
265 {
266 }
267
268 // Also not necessarily the best location for these two. Hopefully will go
269 // away once we decide upon where st cond failures goes.
270 virtual unsigned readStCondFailures() = 0;
271
272 virtual void setStCondFailures(unsigned sc_failures) = 0;

--- 272 unchanged lines hidden ---