thread_context.cc (9441:1133617844c8) thread_context.cc (9920:028e4da64b42)
1/*
2 * Copyright (c) 2012 ARM Limited
1/*
2 * Copyright (c) 2012 ARM Limited
3 * Copyright (c) 2013 Advanced Micro Devices, Inc.
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated

--- 63 unchanged lines hidden (view full) ---

74 for (int i = 0; i < TheISA::NumMiscRegs; ++i) {
75 TheISA::MiscReg t1 = one->readMiscRegNoEffect(i);
76 TheISA::MiscReg t2 = two->readMiscRegNoEffect(i);
77 if (t1 != t2)
78 panic("Misc reg idx %d doesn't match, one: %#x, two: %#x",
79 i, t1, t2);
80 }
81
4 * All rights reserved
5 *
6 * The license below extends only to copyright in the software and shall
7 * not be construed as granting a license to any other intellectual
8 * property including but not limited to intellectual property relating
9 * to a hardware implementation of the functionality of the software
10 * licensed hereunder. You may use the software subject to the license
11 * terms below provided that you ensure that this notice is replicated

--- 63 unchanged lines hidden (view full) ---

75 for (int i = 0; i < TheISA::NumMiscRegs; ++i) {
76 TheISA::MiscReg t1 = one->readMiscRegNoEffect(i);
77 TheISA::MiscReg t2 = two->readMiscRegNoEffect(i);
78 if (t1 != t2)
79 panic("Misc reg idx %d doesn't match, one: %#x, two: %#x",
80 i, t1, t2);
81 }
82
83 // loop through the Condition Code registers.
84 for (int i = 0; i < TheISA::NumCCRegs; ++i) {
85 TheISA::CCReg t1 = one->readCCReg(i);
86 TheISA::CCReg t2 = two->readCCReg(i);
87 if (t1 != t2)
88 panic("CC reg idx %d doesn't match, one: %#x, two: %#x",
89 i, t1, t2);
90 }
82 if (!(one->pcState() == two->pcState()))
83 panic("PC state doesn't match.");
84 int id1 = one->cpuId();
85 int id2 = two->cpuId();
86 if (id1 != id2)
87 panic("CPU ids don't match, one: %d, two: %d", id1, id2);
88
89 id1 = one->contextId();

--- 16 unchanged lines hidden (view full) ---

106 // compatibility.
107 arrayParamOut(os, "floatRegs.i", floatRegs, NumFloatRegs);
108
109 IntReg intRegs[NumIntRegs];
110 for (int i = 0; i < NumIntRegs; ++i)
111 intRegs[i] = tc.readIntRegFlat(i);
112 SERIALIZE_ARRAY(intRegs, NumIntRegs);
113
91 if (!(one->pcState() == two->pcState()))
92 panic("PC state doesn't match.");
93 int id1 = one->cpuId();
94 int id2 = two->cpuId();
95 if (id1 != id2)
96 panic("CPU ids don't match, one: %d, two: %d", id1, id2);
97
98 id1 = one->contextId();

--- 16 unchanged lines hidden (view full) ---

115 // compatibility.
116 arrayParamOut(os, "floatRegs.i", floatRegs, NumFloatRegs);
117
118 IntReg intRegs[NumIntRegs];
119 for (int i = 0; i < NumIntRegs; ++i)
120 intRegs[i] = tc.readIntRegFlat(i);
121 SERIALIZE_ARRAY(intRegs, NumIntRegs);
122
123#ifdef ISA_HAS_CC_REGS
124 CCReg ccRegs[NumCCRegs];
125 for (int i = 0; i < NumCCRegs; ++i)
126 ccRegs[i] = tc.readCCRegFlat(i);
127 SERIALIZE_ARRAY(ccRegs, NumCCRegs);
128#endif
129
114 tc.pcState().serialize(os);
115
116 // thread_num and cpu_id are deterministic from the config
117}
118
119void
120unserialize(ThreadContext &tc, Checkpoint *cp, const std::string &section)
121{

--- 6 unchanged lines hidden (view full) ---

128 for (int i = 0; i < NumFloatRegs; ++i)
129 tc.setFloatRegBitsFlat(i, floatRegs[i]);
130
131 IntReg intRegs[NumIntRegs];
132 UNSERIALIZE_ARRAY(intRegs, NumIntRegs);
133 for (int i = 0; i < NumIntRegs; ++i)
134 tc.setIntRegFlat(i, intRegs[i]);
135
130 tc.pcState().serialize(os);
131
132 // thread_num and cpu_id are deterministic from the config
133}
134
135void
136unserialize(ThreadContext &tc, Checkpoint *cp, const std::string &section)
137{

--- 6 unchanged lines hidden (view full) ---

144 for (int i = 0; i < NumFloatRegs; ++i)
145 tc.setFloatRegBitsFlat(i, floatRegs[i]);
146
147 IntReg intRegs[NumIntRegs];
148 UNSERIALIZE_ARRAY(intRegs, NumIntRegs);
149 for (int i = 0; i < NumIntRegs; ++i)
150 tc.setIntRegFlat(i, intRegs[i]);
151
152#ifdef ISA_HAS_CC_REGS
153 CCReg ccRegs[NumCCRegs];
154 UNSERIALIZE_ARRAY(ccRegs, NumCCRegs);
155 for (int i = 0; i < NumCCRegs; ++i)
156 tc.setCCRegFlat(i, ccRegs[i]);
157#endif
158
136 PCState pcState;
137 pcState.unserialize(cp, section);
138 tc.pcState(pcState);
139
140 // thread_num and cpu_id are deterministic from the config
141}
142
143void

--- 32 unchanged lines hidden --- 		159 PCState pcState;
160 pcState.unserialize(cp, section);
161 tc.pcState(pcState);
162
163 // thread_num and cpu_id are deterministic from the config
164}
165
166void

--- 32 unchanged lines hidden ---