2c2
< * Copyright (c) 2012-2013, 2017 ARM Limited
---
> * Copyright (c) 2012-2013, 2017-2018 ARM Limited
54a55,56
> class BaseTrafficGen;
>
70a73,75
> /** Cache line size in the simulated system */
> const Addr cacheLineSize;
>
94c99
< BaseGen(const std::string& _name, MasterID master_id, Tick _duration);
---
> BaseGen(BaseTrafficGen &gen, Tick _duration);
134a140,170
> class StochasticGen : public BaseGen
> {
> public:
> StochasticGen(BaseTrafficGen &gen, Tick _duration,
> Addr start_addr, Addr end_addr, Addr _blocksize,
> Tick min_period, Tick max_period,
> uint8_t read_percent, Addr data_limit);
>
> protected:
> /** Start of address range */
> const Addr startAddr;
>
> /** End of address range */
> const Addr endAddr;
>
> /** Blocksize and address increment */
> const Addr blocksize;
>
> /** Request generation period */
> const Tick minPeriod;
> const Tick maxPeriod;
>
> /**
> * Percent of generated transactions that should be reads
> */
> const uint8_t readPercent;
>
> /** Maximum amount of data to manipulate */
> const Addr dataLimit;
> };
>