35c35,37
< cpuPort = VectorMasterPort("the cpu ports")
---
> num_cpus = Param.Int("number of cpus / RubyPorts")
> cpuDataPort = VectorMasterPort("the cpu data cache ports")
> cpuInstPort = VectorMasterPort("the cpu inst cache ports")