simple_thread.cc (8793:5f25086326ac) simple_thread.cc (8799:dac1e33e07b0)
1/*
2 * Copyright (c) 2001-2006 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 33 unchanged lines hidden (view full) ---

42#include "base/output.hh"
43#include "base/trace.hh"
44#include "config/the_isa.hh"
45#include "cpu/base.hh"
46#include "cpu/profile.hh"
47#include "cpu/quiesce_event.hh"
48#include "cpu/simple_thread.hh"
49#include "cpu/thread_context.hh"
1/*
2 * Copyright (c) 2001-2006 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 33 unchanged lines hidden (view full) ---

42#include "base/output.hh"
43#include "base/trace.hh"
44#include "config/the_isa.hh"
45#include "cpu/base.hh"
46#include "cpu/profile.hh"
47#include "cpu/quiesce_event.hh"
48#include "cpu/simple_thread.hh"
49#include "cpu/thread_context.hh"
50#include "mem/translating_port.hh"
51#include "mem/vport.hh"
52#include "params/BaseCPU.hh"
50#include "params/BaseCPU.hh"
51#include "mem/fs_translating_port_proxy.hh"
52#include "mem/se_translating_port_proxy.hh"
53#include "sim/full_system.hh"
54#include "sim/process.hh"
55#include "sim/serialize.hh"
56#include "sim/sim_exit.hh"
53#include "sim/full_system.hh"
54#include "sim/process.hh"
55#include "sim/serialize.hh"
56#include "sim/sim_exit.hh"
57#include "sim/process.hh"
57#include "sim/system.hh"
58
59using namespace std;
60
61// constructor
62SimpleThread::SimpleThread(BaseCPU *_cpu, int _thread_num, Process *_process,
63 TheISA::TLB *_itb, TheISA::TLB *_dtb)
64 : ThreadState(_cpu, _thread_num, _process),

--- 36 unchanged lines hidden (view full) ---

101SimpleThread::SimpleThread()
102 : ThreadState(NULL, -1, NULL)
103{
104 tc = new ProxyThreadContext<SimpleThread>(this);
105}
106
107SimpleThread::~SimpleThread()
108{
58#include "sim/system.hh"
59
60using namespace std;
61
62// constructor
63SimpleThread::SimpleThread(BaseCPU *_cpu, int _thread_num, Process *_process,
64 TheISA::TLB *_itb, TheISA::TLB *_dtb)
65 : ThreadState(_cpu, _thread_num, _process),

--- 36 unchanged lines hidden (view full) ---

102SimpleThread::SimpleThread()
103 : ThreadState(NULL, -1, NULL)
104{
105 tc = new ProxyThreadContext<SimpleThread>(this);
106}
107
108SimpleThread::~SimpleThread()
109{
109 delete physPort;
110 delete virtPort;
111 delete tc;
112}
113
114void
115SimpleThread::takeOverFrom(ThreadContext *oldContext)
116{
117 // some things should already be set up
118 if (FullSystem)

--- 150 unchanged lines hidden --- 		110 delete tc;
111}
112
113void
114SimpleThread::takeOverFrom(ThreadContext *oldContext)
115{
116 // some things should already be set up
117 if (FullSystem)

--- 150 unchanged lines hidden ---