timing.hh (3192:f3e215dda3f6) timing.hh (3222:19bd4dd3be83)
1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 78 unchanged lines hidden (view full) ---

87 virtual Tick recvAtomic(Packet *pkt);
88
89 virtual void recvFunctional(Packet *pkt);
90
91 virtual void recvStatusChange(Status status);
92
93 virtual void getDeviceAddressRanges(AddrRangeList &resp,
94 AddrRangeList &snoop)
1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 78 unchanged lines hidden (view full) ---

87 virtual Tick recvAtomic(Packet *pkt);
88
89 virtual void recvFunctional(Packet *pkt);
90
91 virtual void recvStatusChange(Status status);
92
93 virtual void getDeviceAddressRanges(AddrRangeList &resp,
94 AddrRangeList &snoop)
95 { resp.clear(); snoop.clear(); snoop.push_back(RangeSize(0,-1)); }
95 { resp.clear(); snoop.clear(); }
96
97 struct TickEvent : public Event
98 {
99 Packet *pkt;
100 TimingSimpleCPU *cpu;
101
102 TickEvent(TimingSimpleCPU *_cpu)
103 :Event(&mainEventQueue), cpu(_cpu) {}

--- 57 unchanged lines hidden (view full) ---

161 };
162
163 IcachePort icachePort;
164 DcachePort dcachePort;
165
166 Packet *ifetch_pkt;
167 Packet *dcache_pkt;
168
96
97 struct TickEvent : public Event
98 {
99 Packet *pkt;
100 TimingSimpleCPU *cpu;
101
102 TickEvent(TimingSimpleCPU *_cpu)
103 :Event(&mainEventQueue), cpu(_cpu) {}

--- 57 unchanged lines hidden (view full) ---

161 };
162
163 IcachePort icachePort;
164 DcachePort dcachePort;
165
166 Packet *ifetch_pkt;
167 Packet *dcache_pkt;
168
169 int cpu_id;
169 Tick previousTick;
170
171 public:
172
173 virtual Port *getPort(const std::string &if_name, int idx = -1);
174
175 virtual void serialize(std::ostream &os);
176 virtual void unserialize(Checkpoint *cp, const std::string &section);
177

--- 24 unchanged lines hidden --- 		170
171 public:
172
173 virtual Port *getPort(const std::string &if_name, int idx = -1);
174
175 virtual void serialize(std::ostream &os);
176 virtual void unserialize(Checkpoint *cp, const std::string &section);
177

--- 24 unchanged lines hidden ---