1/* 2 * Copyright (c) 2002-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; 9 * redistributions in binary form must reproduce the above copyright 10 * notice, this list of conditions and the following disclaimer in the 11 * documentation and/or other materials provided with the distribution; 12 * neither the name of the copyright holders nor the names of its 13 * contributors may be used to endorse or promote products derived from 14 * this software without specific prior written permission. 15 * 16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
| 1/* 2 * Copyright (c) 2002-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; 9 * redistributions in binary form must reproduce the above copyright 10 * notice, this list of conditions and the following disclaimer in the 11 * documentation and/or other materials provided with the distribution; 12 * neither the name of the copyright holders nor the names of its 13 * contributors may be used to endorse or promote products derived from 14 * this software without specific prior written permission. 15 * 16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
| 27 * 28 * Authors: Steve Reinhardt
|
27 */ 28 29#ifndef __CPU_SIMPLE_TIMING_HH__ 30#define __CPU_SIMPLE_TIMING_HH__ 31 32#include "cpu/simple/base.hh" 33 34class TimingSimpleCPU : public BaseSimpleCPU 35{ 36 public: 37 38 struct Params : public BaseSimpleCPU::Params { 39 }; 40 41 TimingSimpleCPU(Params *params); 42 virtual ~TimingSimpleCPU(); 43 44 virtual void init(); 45 46 public: 47 // 48 enum Status { 49 Idle, 50 Running, 51 IcacheRetry, 52 IcacheWaitResponse, 53 IcacheWaitSwitch, 54 DcacheRetry, 55 DcacheWaitResponse, 56 DcacheWaitSwitch, 57 SwitchedOut 58 }; 59 60 protected: 61 Status _status; 62 63 Status status() const { return _status; } 64 65 private: 66 67 class CpuPort : public Port 68 { 69 protected: 70 TimingSimpleCPU *cpu; 71 72 public: 73 74 CpuPort(const std::string &_name, TimingSimpleCPU *_cpu) 75 : Port(_name), cpu(_cpu) 76 { } 77 78 protected: 79 80 virtual Tick recvAtomic(Packet *pkt); 81 82 virtual void recvFunctional(Packet *pkt); 83 84 virtual void recvStatusChange(Status status); 85 86 virtual void getDeviceAddressRanges(AddrRangeList &resp, 87 AddrRangeList &snoop) 88 { resp.clear(); snoop.clear(); } 89 }; 90 91 class IcachePort : public CpuPort 92 { 93 public: 94 95 IcachePort(TimingSimpleCPU *_cpu) 96 : CpuPort(_cpu->name() + "-iport", _cpu) 97 { } 98 99 protected: 100 101 virtual bool recvTiming(Packet *pkt); 102 103 virtual void recvRetry(); 104 }; 105 106 class DcachePort : public CpuPort 107 { 108 public: 109 110 DcachePort(TimingSimpleCPU *_cpu) 111 : CpuPort(_cpu->name() + "-dport", _cpu) 112 { } 113 114 protected: 115 116 virtual bool recvTiming(Packet *pkt); 117 118 virtual void recvRetry(); 119 }; 120 121 IcachePort icachePort; 122 DcachePort dcachePort; 123 124 Packet *ifetch_pkt; 125 Packet *dcache_pkt; 126 127 public: 128 129 virtual void serialize(std::ostream &os); 130 virtual void unserialize(Checkpoint *cp, const std::string §ion); 131 132 void switchOut(Sampler *s); 133 void takeOverFrom(BaseCPU *oldCPU); 134 135 virtual void activateContext(int thread_num, int delay); 136 virtual void suspendContext(int thread_num); 137 138 template <class T> 139 Fault read(Addr addr, T &data, unsigned flags); 140 141 template <class T> 142 Fault write(T data, Addr addr, unsigned flags, uint64_t *res); 143 144 void fetch(); 145 void completeIfetch(Packet *); 146 void completeDataAccess(Packet *); 147 void advanceInst(Fault fault); 148}; 149 150#endif // __CPU_SIMPLE_TIMING_HH__
| 29 */ 30 31#ifndef __CPU_SIMPLE_TIMING_HH__ 32#define __CPU_SIMPLE_TIMING_HH__ 33 34#include "cpu/simple/base.hh" 35 36class TimingSimpleCPU : public BaseSimpleCPU 37{ 38 public: 39 40 struct Params : public BaseSimpleCPU::Params { 41 }; 42 43 TimingSimpleCPU(Params *params); 44 virtual ~TimingSimpleCPU(); 45 46 virtual void init(); 47 48 public: 49 // 50 enum Status { 51 Idle, 52 Running, 53 IcacheRetry, 54 IcacheWaitResponse, 55 IcacheWaitSwitch, 56 DcacheRetry, 57 DcacheWaitResponse, 58 DcacheWaitSwitch, 59 SwitchedOut 60 }; 61 62 protected: 63 Status _status; 64 65 Status status() const { return _status; } 66 67 private: 68 69 class CpuPort : public Port 70 { 71 protected: 72 TimingSimpleCPU *cpu; 73 74 public: 75 76 CpuPort(const std::string &_name, TimingSimpleCPU *_cpu) 77 : Port(_name), cpu(_cpu) 78 { } 79 80 protected: 81 82 virtual Tick recvAtomic(Packet *pkt); 83 84 virtual void recvFunctional(Packet *pkt); 85 86 virtual void recvStatusChange(Status status); 87 88 virtual void getDeviceAddressRanges(AddrRangeList &resp, 89 AddrRangeList &snoop) 90 { resp.clear(); snoop.clear(); } 91 }; 92 93 class IcachePort : public CpuPort 94 { 95 public: 96 97 IcachePort(TimingSimpleCPU *_cpu) 98 : CpuPort(_cpu->name() + "-iport", _cpu) 99 { } 100 101 protected: 102 103 virtual bool recvTiming(Packet *pkt); 104 105 virtual void recvRetry(); 106 }; 107 108 class DcachePort : public CpuPort 109 { 110 public: 111 112 DcachePort(TimingSimpleCPU *_cpu) 113 : CpuPort(_cpu->name() + "-dport", _cpu) 114 { } 115 116 protected: 117 118 virtual bool recvTiming(Packet *pkt); 119 120 virtual void recvRetry(); 121 }; 122 123 IcachePort icachePort; 124 DcachePort dcachePort; 125 126 Packet *ifetch_pkt; 127 Packet *dcache_pkt; 128 129 public: 130 131 virtual void serialize(std::ostream &os); 132 virtual void unserialize(Checkpoint *cp, const std::string §ion); 133 134 void switchOut(Sampler *s); 135 void takeOverFrom(BaseCPU *oldCPU); 136 137 virtual void activateContext(int thread_num, int delay); 138 virtual void suspendContext(int thread_num); 139 140 template <class T> 141 Fault read(Addr addr, T &data, unsigned flags); 142 143 template <class T> 144 Fault write(T data, Addr addr, unsigned flags, uint64_t *res); 145 146 void fetch(); 147 void completeIfetch(Packet *); 148 void completeDataAccess(Packet *); 149 void advanceInst(Fault fault); 150}; 151 152#endif // __CPU_SIMPLE_TIMING_HH__
|