1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 52 unchanged lines hidden (view full) ---

61
62 protected:
63 Status _status;
64
65 Status status() const { return _status; }
66
67 Event *drainEvent;
68
69 Event *fetchEvent;
70
71 private:
72
73 class CpuPort : public Port
74 {
75 protected:
76 TimingSimpleCPU *cpu;
77 Tick lat;
78

--- 115 unchanged lines hidden (view full) ---

194
195 template <class T>
196 Fault write(T data, Addr addr, unsigned flags, uint64_t *res);
197
198 void fetch();
199 void completeIfetch(PacketPtr );
200 void completeDataAccess(PacketPtr );
201 void advanceInst(Fault fault);
202 private:
203 void completeDrain();
204};
205
206#endif // __CPU_SIMPLE_TIMING_HH__