timing.cc (2683:d6b72bb2ed97) timing.cc (2798:751e9170247e)
1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 74 unchanged lines hidden (view full) ---

83 panic("TimingSimpleCPU doesn't expect recvStatusChange callback!");
84}
85
86TimingSimpleCPU::TimingSimpleCPU(Params *p)
87 : BaseSimpleCPU(p), icachePort(this), dcachePort(this)
88{
89 _status = Idle;
90 ifetch_pkt = dcache_pkt = NULL;
1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 74 unchanged lines hidden (view full) ---

83 panic("TimingSimpleCPU doesn't expect recvStatusChange callback!");
84}
85
86TimingSimpleCPU::TimingSimpleCPU(Params *p)
87 : BaseSimpleCPU(p), icachePort(this), dcachePort(this)
88{
89 _status = Idle;
90 ifetch_pkt = dcache_pkt = NULL;
91 quiesceEvent = NULL;
92 state = SimObject::Timing;
91}
92
93
94TimingSimpleCPU::~TimingSimpleCPU()
95{
96}
97
98void
99TimingSimpleCPU::serialize(ostream &os)
100{
93}
94
95
96TimingSimpleCPU::~TimingSimpleCPU()
97{
98}
99
100void
101TimingSimpleCPU::serialize(ostream &os)
102{
101 BaseSimpleCPU::serialize(os);
102 SERIALIZE_ENUM(_status);
103 SERIALIZE_ENUM(_status);
104 BaseSimpleCPU::serialize(os);
103}
104
105void
106TimingSimpleCPU::unserialize(Checkpoint *cp, const string &section)
107{
105}
106
107void
108TimingSimpleCPU::unserialize(Checkpoint *cp, const string &section)
109{
108 BaseSimpleCPU::unserialize(cp, section);
109 UNSERIALIZE_ENUM(_status);
110 UNSERIALIZE_ENUM(_status);
111 BaseSimpleCPU::unserialize(cp, section);
110}
111
112}
113
114bool
115TimingSimpleCPU::quiesce(Event *quiesce_event)
116{
117 // TimingSimpleCPU is ready to quiesce if it's not waiting for
118 // an access to complete.
119 if (status() == Idle || status() == Running || status() == SwitchedOut) {
120 DPRINTF(Config, "Ready to quiesce\n");
121 return false;
122 } else {
123 DPRINTF(Config, "Waiting to quiesce\n");
124 changeState(SimObject::Quiescing);
125 quiesceEvent = quiesce_event;
126 return true;
127 }
128}
129
112void
130void
113TimingSimpleCPU::switchOut(Sampler *s)
131TimingSimpleCPU::resume()
114{
132{
115 sampler = s;
116 if (status() == Running) {
117 _status = SwitchedOut;
133 if (_status != SwitchedOut && _status != Idle) {
134 Event *e =
135 new EventWrapper<TimingSimpleCPU, &TimingSimpleCPU::fetch>(this, true);
136 e->schedule(curTick);
118 }
137 }
119 sampler->signalSwitched();
120}
121
138}
139
140void
141TimingSimpleCPU::setMemoryMode(State new_mode)
142{
143 assert(new_mode == SimObject::Timing);
144}
122
123void
145
146void
147TimingSimpleCPU::switchOut()
148{
149 assert(status() == Running || status() == Idle);
150 _status = SwitchedOut;
151}
152
153
154void
124TimingSimpleCPU::takeOverFrom(BaseCPU *oldCPU)
125{
126 BaseCPU::takeOverFrom(oldCPU);
127
128 // if any of this CPU's ThreadContexts are active, mark the CPU as
129 // running and schedule its tick event.
130 for (int i = 0; i < threadContexts.size(); ++i) {
131 ThreadContext *tc = threadContexts[i];

--- 246 unchanged lines hidden (view full) ---

378
379void
380TimingSimpleCPU::completeIfetch(Packet *pkt)
381{
382 // received a response from the icache: execute the received
383 // instruction
384 assert(pkt->result == Packet::Success);
385 assert(_status == IcacheWaitResponse);
155TimingSimpleCPU::takeOverFrom(BaseCPU *oldCPU)
156{
157 BaseCPU::takeOverFrom(oldCPU);
158
159 // if any of this CPU's ThreadContexts are active, mark the CPU as
160 // running and schedule its tick event.
161 for (int i = 0; i < threadContexts.size(); ++i) {
162 ThreadContext *tc = threadContexts[i];

--- 246 unchanged lines hidden (view full) ---

409
410void
411TimingSimpleCPU::completeIfetch(Packet *pkt)
412{
413 // received a response from the icache: execute the received
414 // instruction
415 assert(pkt->result == Packet::Success);
416 assert(_status == IcacheWaitResponse);
417
386 _status = Running;
387
388 delete pkt->req;
389 delete pkt;
390
418 _status = Running;
419
420 delete pkt->req;
421 delete pkt;
422
423 if (getState() == SimObject::Quiescing) {
424 completeQuiesce();
425 return;
426 }
427
391 preExecute();
392 if (curStaticInst->isMemRef() && !curStaticInst->isDataPrefetch()) {
393 // load or store: just send to dcache
394 Fault fault = curStaticInst->initiateAcc(this, traceData);
395 if (fault == NoFault) {
396 // successfully initiated access: instruction will
397 // complete in dcache response callback
398 assert(_status == DcacheWaitResponse);

--- 36 unchanged lines hidden (view full) ---

435TimingSimpleCPU::completeDataAccess(Packet *pkt)
436{
437 // received a response from the dcache: complete the load or store
438 // instruction
439 assert(pkt->result == Packet::Success);
440 assert(_status == DcacheWaitResponse);
441 _status = Running;
442
428 preExecute();
429 if (curStaticInst->isMemRef() && !curStaticInst->isDataPrefetch()) {
430 // load or store: just send to dcache
431 Fault fault = curStaticInst->initiateAcc(this, traceData);
432 if (fault == NoFault) {
433 // successfully initiated access: instruction will
434 // complete in dcache response callback
435 assert(_status == DcacheWaitResponse);

--- 36 unchanged lines hidden (view full) ---

472TimingSimpleCPU::completeDataAccess(Packet *pkt)
473{
474 // received a response from the dcache: complete the load or store
475 // instruction
476 assert(pkt->result == Packet::Success);
477 assert(_status == DcacheWaitResponse);
478 _status = Running;
479
480 if (getState() == SimObject::Quiescing) {
481 completeQuiesce();
482
483 delete pkt->req;
484 delete pkt;
485
486 return;
487 }
488
443 Fault fault = curStaticInst->completeAcc(pkt, this, traceData);
444
445 delete pkt->req;
446 delete pkt;
447
448 postExecute();
449 advanceInst(fault);
450}
451
452
489 Fault fault = curStaticInst->completeAcc(pkt, this, traceData);
490
491 delete pkt->req;
492 delete pkt;
493
494 postExecute();
495 advanceInst(fault);
496}
497
498
499void
500TimingSimpleCPU::completeQuiesce()
501{
502 DPRINTF(Config, "Done quiescing\n");
503 changeState(SimObject::QuiescedTiming);
504 quiesceEvent->process();
505}
453
454bool
455TimingSimpleCPU::DcachePort::recvTiming(Packet *pkt)
456{
457 cpu->completeDataAccess(pkt);
458 return true;
459}
460

--- 110 unchanged lines hidden --- 		506
507bool
508TimingSimpleCPU::DcachePort::recvTiming(Packet *pkt)
509{
510 cpu->completeDataAccess(pkt);
511 return true;
512}
513

--- 110 unchanged lines hidden ---