2c2
< * Copyright (c) 2010-2012 ARM Limited
---
> * Copyright (c) 2010-2013 ARM Limited
98a99
>
276c277
< do_access = TheISA::handleLockedWrite(thread, req);
---
> do_access = TheISA::handleLockedWrite(thread, req, dcachePort.cacheBlockMask);
815a817,823
> void
> TimingSimpleCPU::DcachePort::recvTimingSnoopReq(PacketPtr pkt)
> {
> TheISA::handleLockedSnoop(cpu->thread, pkt, cacheBlockMask);
> }
>
>