1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 705 unchanged lines hidden (view full) ---

714 params->progress_interval = progress_interval;
715 params->deferRegistration = defer_registration;
716 params->clock = clock;
717 params->phase = phase;
718 params->functionTrace = function_trace;
719 params->functionTraceStart = function_trace_start;
720 params->system = system;
721 params->cpu_id = cpu_id;
722 params->tracer = tracer;
723
724#if FULL_SYSTEM
725 params->itb = itb;
726 params->dtb = dtb;
727 params->profile = profile;
728 params->do_quiesce = do_quiesce;
729 params->do_checkpoint_insts = do_checkpoint_insts;
730 params->do_statistics_insts = do_statistics_insts;
731#else
732 if (workload.size() != 1)
733 panic("only one workload allowed");
734 params->process = workload[0];
735#endif
736
737 TimingSimpleCPU *cpu = new TimingSimpleCPU(params);
738 return cpu;
739}