base.hh (5543:3af77710f397) base.hh (5639:67cc7f0427e7)
1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 399 unchanged lines hidden (view full) ---

408 {
409 panic("Simple CPU models do not support multithreaded "
410 "register access.\n");
411 }
412
413 //Fault CacheOp(uint8_t Op, Addr EA);
414
415#if FULL_SYSTEM
1/*
2 * Copyright (c) 2002-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 399 unchanged lines hidden (view full) ---

408 {
409 panic("Simple CPU models do not support multithreaded "
410 "register access.\n");
411 }
412
413 //Fault CacheOp(uint8_t Op, Addr EA);
414
415#if FULL_SYSTEM
416 Fault hwrei() { return thread->hwrei(); }
417 void ev5_trap(Fault fault) { fault->invoke(tc); }
418 bool simPalCheck(int palFunc) { return thread->simPalCheck(palFunc); }
419#else
420 void syscall(int64_t callnum) { thread->syscall(callnum); }
421#endif
422
423 bool misspeculating() { return thread->misspeculating(); }
424 ThreadContext *tcBase() { return tc; }
425};
426
427#endif // __CPU_SIMPLE_BASE_HH__
416 void ev5_trap(Fault fault) { fault->invoke(tc); }
417 bool simPalCheck(int palFunc) { return thread->simPalCheck(palFunc); }
418#else
419 void syscall(int64_t callnum) { thread->syscall(callnum); }
420#endif
421
422 bool misspeculating() { return thread->misspeculating(); }
423 ThreadContext *tcBase() { return tc; }
424};
425
426#endif // __CPU_SIMPLE_BASE_HH__