base.hh (4377:ca55a0b1990a) | base.hh (4564:d1fb13424616) |
---|---|
1/* 2 * Copyright (c) 2002-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 152 unchanged lines hidden (view full) --- 161 Counter startNumInst; 162 Stats::Scalar<> numInsts; 163 164 virtual Counter totalInstructions() const 165 { 166 return numInst - startNumInst; 167 } 168 | 1/* 2 * Copyright (c) 2002-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 152 unchanged lines hidden (view full) --- 161 Counter startNumInst; 162 Stats::Scalar<> numInsts; 163 164 virtual Counter totalInstructions() const 165 { 166 return numInst - startNumInst; 167 } 168 |
169 // Mask to align PCs to MachInst sized boundaries 170 static const Addr PCMask = ~((Addr)sizeof(TheISA::MachInst) - 1); 171 |
|
169 // number of simulated memory references 170 Stats::Scalar<> numMemRefs; 171 172 // number of simulated loads 173 Counter numLoad; 174 Counter startNumLoad; 175 176 // number of idle cycles --- 189 unchanged lines hidden --- | 172 // number of simulated memory references 173 Stats::Scalar<> numMemRefs; 174 175 // number of simulated loads 176 Counter numLoad; 177 Counter startNumLoad; 178 179 // number of idle cycles --- 189 unchanged lines hidden --- |