Cross Reference: TimingSimpleCPU.py
xref
: /
gem5
/
src
/
cpu
/
simple
/
TimingSimpleCPU.py
Home
History
Annotate
Raw
Download
only in
/gem5/src/cpu/simple/
Deleted
Added
sdiff
udiff
text
old ( 4486:aaeb03a8a6e1 )
new ( 5236:0050ad4fb3ef )
full
compact
41c41
< _mem_ports = ['icache_port', 'dcache_port']
---
> _mem_ports = BaseCPU._mem_ports + ['icache_port', 'dcache_port']